| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8173/include/ |
| A D | mt8173_def.h | 118 #define mtk_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
119 (((lvl0_state) << PSTATE_ID_SHIFT) | ((type) << PSTATE_TYPE_SHIFT))
121 #define mtk_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
122 (((lvl0_state) << PSTATE_ID_SHIFT) | \
129 #define mtk_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
131 mtk_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type))
135 lvl2_state, lvl1_state, lvl0_state, pwr_lvl, type) \ argument
137 mtk_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type))
|
| /arm-trusted-firmware-2.8.0/plat/qti/common/src/ |
| A D | qti_pm.c | 28 #define qti_make_pwrstate_lvl0(lvl0_state, type) \ argument
29 (((lvl0_state) << PSTATE_ID_SHIFT) | ((type) << PSTATE_TYPE_SHIFT))
32 #define qti_make_pwrstate_lvl1(lvl1_state, lvl0_state, type) \ argument
34 qti_make_pwrstate_lvl0(lvl0_state, type))
37 #define qti_make_pwrstate_lvl2(lvl2_state, lvl1_state, lvl0_state, type) \ argument
39 qti_make_pwrstate_lvl1(lvl1_state, lvl0_state, type))
42 #define qti_make_pwrstate_lvl3(lvl3_state, lvl2_state, lvl1_state, lvl0_state, type) \ argument
44 qti_make_pwrstate_lvl2(lvl2_state, lvl1_state, lvl0_state, type))
|
| /arm-trusted-firmware-2.8.0/plat/qemu/qemu_sbsa/ |
| A D | sbsa_pm.c | 36 #define qemu_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
37 (((lvl0_state) << PSTATE_ID_SHIFT) | \
40 #define qemu_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
41 (((lvl0_state) << PSTATE_ID_SHIFT) | \
47 #define qemu_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
49 qemu_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type))
|
| /arm-trusted-firmware-2.8.0/plat/qemu/common/ |
| A D | qemu_pm.c | 29 #define qemu_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
30 (((lvl0_state) << PSTATE_ID_SHIFT) | \
33 #define qemu_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
34 (((lvl0_state) << PSTATE_ID_SHIFT) | \
40 #define qemu_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
42 qemu_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type))
|
| /arm-trusted-firmware-2.8.0/plat/rpi/common/ |
| A D | rpi3_pm.c | 27 #define rpi3_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
28 (((lvl0_state) << PSTATE_ID_SHIFT) | \
33 #define rpi3_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
34 (((lvl0_state) << PSTATE_ID_SHIFT) | \
40 #define rpi3_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
42 rpi3_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type))
|
| /arm-trusted-firmware-2.8.0/include/plat/arm/common/ |
| A D | plat_arm.h | 133 #define arm_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
134 (((lvl0_state) << PSTATE_ID_SHIFT) | ((type) << PSTATE_TYPE_SHIFT))
136 #define arm_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
137 (((lvl0_state) << PSTATE_ID_SHIFT) | \
143 #define arm_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
145 arm_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type))
148 #define arm_make_pwrstate_lvl2(lvl2_state, lvl1_state, lvl0_state, pwr_lvl, type) \ argument
150 arm_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type))
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8183/ |
| A D | plat_pm.c | 53 #define mtk_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
54 (((lvl0_state) << PSTATE_ID_SHIFT) | ((type) << PSTATE_TYPE_SHIFT))
58 #define mtk_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
59 (((lvl0_state) << PSTATE_ID_SHIFT) | \
66 #define mtk_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
68 mtk_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type))
72 lvl2_state, lvl1_state, lvl0_state, pwr_lvl, type) \ argument
74 mtk_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type))
|