| /arm-trusted-firmware-2.8.0/drivers/nxp/ddr/phy-gen2/ |
| A D | phy.c | 148 uint16_t *phy; in get_cdd_val() local
157 phy = phy_ptr[i]; in get_cdd_val()
158 if (phy == NULL) { in get_cdd_val()
406 phy = phy_ptr[j]; in save_phy_training_values()
483 phy = phy_ptr[j]; in restore_phy_training_values()
716 uint16_t *phy; in i_load_pie() local
719 phy = phy_ptr[i]; in i_load_pie()
720 if (phy == NULL) { in i_load_pie()
1878 uint16_t *phy; in c_init_phy_config() local
2129 uint16_t *phy; in g_exec_fw() local
[all …]
|
| /arm-trusted-firmware-2.8.0/plat/brcm/board/stingray/driver/ |
| A D | usb_phy.c | 278 usb_phy_t *phy = phy_port->p; in u3h_u2drd_phy_reset() local
288 mmio_clrbits_32(phy->drdu2reg + DRDU2_PHY_CTRL, in u3h_u2drd_phy_reset()
290 mmio_setbits_32(phy->drdu2reg + DRDU2_PHY_CTRL, in u3h_u2drd_phy_reset()
298 usb_phy_t *phy = phy_port->p; in u3drd_phy_reset() local
310 usb_phy_t *phy = phy_port->p; in u3h_u2drd_phy_power_on() local
317 status = usb3h_u3_phy_power_on(phy->usb3hreg); in u3h_u2drd_phy_power_on()
336 status = usb3h_u2_phy_power_on(phy->usb3hreg); in u3h_u2drd_phy_power_on()
356 status = drdu2_u2_phy_power_on(phy->drdu2reg); in u3h_u2drd_phy_power_on()
388 usb_phy_t *phy = phy_port->p; in u3drd_phy_power_on() local
396 status = drdu3_u3_phy_power_on(phy->drdu3reg); in u3drd_phy_power_on()
[all …]
|
| /arm-trusted-firmware-2.8.0/plat/rockchip/rk3368/drivers/ddr/ |
| A D | ddr_rk3368.c | 169 struct DDRPHY_SAVE_REG_TAG phy; member
343 p_ddr_reg->phy.PHY_REGDLL = mmio_read_32(DDR_PHY_BASE + in ddr_reg_save()
348 p_ddr_reg->phy.PHY_REGEF = 0; in ddr_reg_save()
351 p_ddr_reg->phy.PHY_REGFB = mmio_read_32(DDR_PHY_BASE + in ddr_reg_save()
353 p_ddr_reg->phy.PHY_REGFC = mmio_read_32(DDR_PHY_BASE + in ddr_reg_save()
355 p_ddr_reg->phy.PHY_REGFD = mmio_read_32(DDR_PHY_BASE + in ddr_reg_save()
357 p_ddr_reg->phy.PHY_REGFE = mmio_read_32(DDR_PHY_BASE + in ddr_reg_save()
360 p_ddr_reg->phy.PHY_REGFB = mmio_read_32(DDR_PHY_BASE + in ddr_reg_save()
362 p_ddr_reg->phy.PHY_REGFC = mmio_read_32(DDR_PHY_BASE + in ddr_reg_save()
364 p_ddr_reg->phy.PHY_REGFD = mmio_read_32(DDR_PHY_BASE + in ddr_reg_save()
[all …]
|
| /arm-trusted-firmware-2.8.0/fdts/ |
| A D | stm32mp15xx-dhcom-pdk2.dtsi | 28 phy-names = "usb2-phy";
39 phy-supply = <&vdd_usb>;
43 phy-supply = <&vdd_usb>;
|
| A D | stm32mp15xx-dhcor-avenger96.dtsi | 84 phy-names = "usb2-phy";
95 phy-supply = <&vdd_usb>;
99 phy-supply = <&vdd_usb>;
|
| A D | stm32mp15-ddr.dtsi | 86 st,phy-reg = <
100 st,phy-timing = <
|
| A D | corstone700_fpga.dts | 17 phy-mode = "mii";
|
| A D | corstone700_fvp.dts | 30 phy-mode = "mii";
|
| A D | stm32mp15xx-dkx.dtsi | 326 phy-names = "usb2-phy";
336 phy-supply = <&vdd_usb>;
340 phy-supply = <&vdd_usb>;
|
| A D | stm32mp13-ddr.dtsi | 80 st,phy-reg = <
92 st,phy-timing = <
|
| A D | stm32mp131.dtsi | 398 usbphyc_port0: usb-phy@0 {
399 #phy-cells = <0>;
403 usbphyc_port1: usb-phy@1 {
404 #phy-cells = <1>;
|
| /arm-trusted-firmware-2.8.0/drivers/st/ddr/ |
| A D | stm32mp1_ddr.c | 221 pgsr = mmio_read_32((uintptr_t)&phy->pgsr); in stm32mp1_ddrphy_idone_wait()
224 (uintptr_t)&phy->pgsr, pgsr); in stm32mp1_ddrphy_idone_wait()
256 (uintptr_t)&phy->pgsr, pgsr); in stm32mp1_ddrphy_idone_wait()
265 (uintptr_t)&phy->pir, pir_init, in stm32mp1_ddrphy_init()
266 mmio_read_32((uintptr_t)&phy->pir)); in stm32mp1_ddrphy_init()
272 stm32mp1_ddrphy_idone_wait(phy); in stm32mp1_ddrphy_init()
674 (uintptr_t)&priv->phy->mr1, in stm32mp1_ddr_init()
682 stm32mp1_ddrphy_idone_wait(priv->phy); in stm32mp1_ddr_init()
697 stm32mp1_ddrphy_init(priv->phy, pir); in stm32mp1_ddr_init()
752 stm32mp1_ddrphy_init(priv->phy, pir); in stm32mp1_ddr_init()
[all …]
|
| A D | stm32mp1_ram.c | 143 priv->phy = (struct stm32mp_ddrphy *)stm32mp_ddrphyc_base(); in stm32mp1_ddr_probe()
|
| A D | stm32mp_ddr.c | 21 return (uintptr_t)priv->phy; in get_base_addr()
|
| /arm-trusted-firmware-2.8.0/drivers/nxp/ddr/nxp-ddr/ |
| A D | ddr.mk | 9 PLAT_DDR_PHY_DIR := phy-gen2
29 PLAT_DDR_PHY_DIR := phy-gen1
78 $(PLAT_DRIVERS_PATH)/ddr/$(PLAT_DDR_PHY_DIR)/phy.c
|
| A D | utility.c | 147 priv->phy[0] = priv->phy[0]; in disable_unused_ddrc()
148 priv->phy[1] = NULL; in disable_unused_ddrc()
154 priv->phy[1] = NULL; in disable_unused_ddrc()
|
| /arm-trusted-firmware-2.8.0/docs/plat/marvell/armada/ |
| A D | porting.rst | 101 Comphy Porting (phy-porting-layer.h or phy-default-porting-layer.h)
124 ``drivers/marvell/comphy/phy-default-porting-layer.h`` which contains the
126 phy-porting-layer.h file under: ``plat/marvell/armada/<soc
127 family>/<platform>/board/phy-porting-layer.h``. If the phy-porting-layer.h
128 exists, the phy-default-porting-layer.h is not going to be included.
138 …``plat/marvell/armada/a8k/a80x0/board/phy-porting-layer.h`` "plat/marvell/armada/<soc family>/<pla…
148 ``plat/marvell/armada/a8k/a80x0/board/phy-porting-layer.h``
152 phy-porting-layer.h), the default values are used
153 (drivers/marvell/comphy/phy-default-porting-layer.h) and the user is
|
| /arm-trusted-firmware-2.8.0/include/drivers/st/ |
| A D | stm32mp_ddr.h | 49 struct stm32mp_ddrphy *phy; member
|
| /arm-trusted-firmware-2.8.0/plat/nxp/soc-lx2160a/lx2160ardb/ |
| A D | ddr_init.c | 188 info.phy[0] = (void *)NXP_DDR_PHY1_ADDR; in init_ddr()
189 info.phy[1] = (void *)NXP_DDR_PHY2_ADDR; in init_ddr()
|
| /arm-trusted-firmware-2.8.0/include/drivers/nxp/ddr/ |
| A D | ddr.h | 98 uint16_t *phy[MAX_DDRC_NUM]; member
|
| /arm-trusted-firmware-2.8.0/plat/nxp/soc-lx2160a/ |
| A D | ddr_fip.mk | 7 DDR_PHY_BIN_PATH ?= ./ddr-phy-binary/lx2160a
|
| /arm-trusted-firmware-2.8.0/plat/nxp/soc-lx2160a/lx2160aqds/ |
| A D | ddr_init.c | 323 info.phy[0] = (void *)NXP_DDR_PHY1_ADDR; in init_ddr()
324 info.phy[1] = (void *)NXP_DDR_PHY2_ADDR; in init_ddr()
|
| /arm-trusted-firmware-2.8.0/plat/nxp/soc-lx2160a/lx2162aqds/ |
| A D | ddr_init.c | 323 info.phy[0] = (void *)NXP_DDR_PHY1_ADDR; in init_ddr()
324 info.phy[1] = (void *)NXP_DDR_PHY2_ADDR; in init_ddr()
|
| /arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1043a/ |
| A D | soc.def | 40 # ddr phy - set to NXP or SNPS
|
| /arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1046a/ |
| A D | soc.def | 40 # ddr phy - set to NXP or SNPS
|