Home
last modified time | relevance | path

Searched refs:port_base (Results 1 – 2 of 2) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/allwinner/common/
A Dsunxi_common.c88 uintptr_t port_base; in sunxi_set_gpio_out() local
93 port_base = SUNXI_R_PIO_BASE; in sunxi_set_gpio_out()
95 port_base = SUNXI_PIO_BASE + (port - 'A') * 0x24; in sunxi_set_gpio_out()
99 mmio_setbits_32(port_base + 0x10, BIT(pin)); in sunxi_set_gpio_out()
101 mmio_clrbits_32(port_base + 0x10, BIT(pin)); in sunxi_set_gpio_out()
104 mmio_clrsetbits_32(port_base + (pin / 8) * 4, in sunxi_set_gpio_out()
/arm-trusted-firmware-2.8.0/plat/rockchip/rk3399/drivers/gpio/
A Drk3399_gpio.c69 uint32_t port_base; member
81 .port_base = GPIO0_BASE,
88 .port_base = GPIO1_BASE,
95 .port_base = GPIO2_BASE,
102 .port_base = GPIO3_BASE,
109 .port_base = GPIO4_BASE,
239 port_info[port].port_base + SWPORTA_DDR, in set_direction()
263 port_info[port].port_base + SWPORTA_DDR in get_direction()
296 port_info[port].port_base + SWPORTA_DR, in set_value()
325 uint32_t base = port_info[i].port_base; in plat_rockchip_save_gpio()
[all …]

Completed in 6 milliseconds