Home
last modified time | relevance | path

Searched refs:reg_id (Results 1 – 3 of 3) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/brcm/board/stingray/driver/
A Dswreg.c225 enum sw_reg reg_id; in dump_swreg_firmware() local
230 for (reg_id = DDR_VDDC; reg_id <= DDRIO_MASTER; reg_id++) { in dump_swreg_firmware()
258 if (reg_id == DDR_VDDC) in set_swreg()
268 if (reg_id == DDR_VDDC) in set_swreg()
302 enum sw_reg reg_id; in swreg_firmware_update() local
308 for (reg_id = DDR_VDDC; reg_id <= DDRIO_MASTER; reg_id++) { in swreg_firmware_update()
319 for (reg_id = DDR_VDDC; reg_id <= DDRIO_MASTER; reg_id++) { in swreg_firmware_update()
324 if ((reg_id == DDRIO_SLAVE) || (reg_id == VDDC1)) in swreg_firmware_update()
335 for (reg_id = DDR_VDDC; reg_id <= DDRIO_MASTER; reg_id++) { in swreg_firmware_update()
341 if (reg_id == IHOST_ARRAY) in swreg_firmware_update()
[all …]
/arm-trusted-firmware-2.8.0/plat/nxp/common/setup/
A Dls_bl2_el3_setup.c40 uint8_t reg_id = 0U; in populate_dram_regions_info() local
42 dram_regions_info.region[reg_id].addr = NXP_DRAM0_ADDR; in populate_dram_regions_info()
43 dram_regions_info.region[reg_id].size = in populate_dram_regions_info()
55 assert(dram_regions_info.region[reg_id].size > 0); in populate_dram_regions_info()
63 reg_id++; in populate_dram_regions_info()
64 dram_regions_info.region[reg_id].addr = NXP_DRAM1_ADDR; in populate_dram_regions_info()
65 dram_regions_info.region[reg_id].size = in populate_dram_regions_info()
73 reg_id++; in populate_dram_regions_info()
75 dram_regions_info.region[reg_id].size = in populate_dram_regions_info()
81 reg_id++; in populate_dram_regions_info()
[all …]
/arm-trusted-firmware-2.8.0/plat/brcm/board/stingray/include/
A Dswreg.h33 int set_swreg(enum sw_reg reg_id, uint32_t micro_volts);

Completed in 6 milliseconds