Home
last modified time | relevance | path

Searched refs:slp_data (Results 1 – 2 of 2) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/rockchip/rk3288/drivers/soc/
A Dsoc.c19 static struct deepsleep_data_s slp_data; variable
107 uint32_t *pll = slp_data.pll_con[pll_id]; in pll_save()
121 slp_data.pll_mode = mmio_read_32(CRU_BASE + PLL_MODE_CON); in clk_plls_suspend()
140 slp_data.pll_mode | REG_SOC_WMSK); in clk_plls_resume()
148 slp_data.cru_gate_con[i] = in clk_gate_con_save()
166 REG_SOC_WMSK | slp_data.cru_gate_con[i]); in clk_gate_con_restore()
174 slp_data.cru_sel_con[i] = in clk_sel_con_save()
187 val = slp_data.cru_sel_con[i]; in clk_sel_con_restore()
189 val = slp_data.cru_sel_con[i] | REG_SOC_WMSK; in clk_sel_con_restore()
/arm-trusted-firmware-2.8.0/plat/rockchip/rk3399/drivers/soc/
A Dsoc.c48 static struct deepsleep_data_s slp_data; variable
170 save_pll(slp_data.plls_con[ABPLL_ID], ABPLL_ID); in prepare_abpll_for_ddrctrl()
171 save_pll(slp_data.plls_con[DPLL_ID], DPLL_ID); in prepare_abpll_for_ddrctrl()
173 restore_pll(ABPLL_ID, slp_data.plls_con[DPLL_ID]); in prepare_abpll_for_ddrctrl()
178 restore_pll(ABPLL_ID, slp_data.plls_con[ABPLL_ID]); in restore_abpll()
186 slp_data.pmucru_gate_con[i] = in clk_gate_con_save()
190 slp_data.cru_gate_con[i] = in clk_gate_con_save()
211 REG_SOC_WMSK | slp_data.pmucru_gate_con[i]); in clk_gate_con_restore()
215 REG_SOC_WMSK | slp_data.cru_gate_con[i]); in clk_gate_con_restore()

Completed in 4 milliseconds