Searched refs:smmu_base (Results 1 – 4 of 4) sorted by relevance
/arm-trusted-firmware-2.8.0/drivers/arm/smmu/ |
A D | smmu_v3.c | 51 mmio_setbits_32(smmu_base + SMMU_GBPA, in smmuv3_security_init() 58 if ((mmio_read_32(smmu_base + SMMU_S_IDR1) & in smmuv3_security_init() 66 mmio_setbits_32(smmu_base + SMMU_S_GBPA, in smmuv3_security_init() 77 int __init smmuv3_init(uintptr_t smmu_base) in smmuv3_init() argument 80 if (smmuv3_security_init(smmu_base) != 0) in smmuv3_init() 86 if ((mmio_read_32(smmu_base + SMMU_ROOT_IDR0) & in smmuv3_init() 108 mmio_write_64(smmu_base + SMMU_ROOT_GPT_BASE, in smmuv3_init() 117 mmio_setbits_32(smmu_base + SMMU_ROOT_CR0, in smmuv3_init() 122 if (smmuv3_poll(smmu_base + SMMU_ROOT_CR0ACK, in smmuv3_init() 155 return smmuv3_poll(smmu_base + SMMU_S_INIT, in smmuv3_init() [all …]
|
/arm-trusted-firmware-2.8.0/include/drivers/arm/ |
A D | smmu_v3.h | 66 int smmuv3_init(uintptr_t smmu_base); 67 int smmuv3_security_init(uintptr_t smmu_base); 69 int smmuv3_ns_set_abort_all(uintptr_t smmu_base);
|
/arm-trusted-firmware-2.8.0/plat/brcm/board/stingray/src/ |
A D | bl31_setup.c | 394 uintptr_t smmu_base = SMMU_BASE; in brcm_stingray_smmu_init() local 409 mmio_read_32(smmu_base + 0x0), in brcm_stingray_smmu_init() 410 mmio_read_32(smmu_base + 0x4), in brcm_stingray_smmu_init() 411 mmio_read_32(smmu_base + 0x8)); in brcm_stingray_smmu_init() 414 mmio_read_32(smmu_base + 0x20), in brcm_stingray_smmu_init() 415 mmio_read_32(smmu_base + 0x24), in brcm_stingray_smmu_init() 416 mmio_read_32(smmu_base + 0x28)); in brcm_stingray_smmu_init() 419 mmio_read_32(smmu_base + 0x2c), in brcm_stingray_smmu_init() 420 mmio_read_32(smmu_base + 0x30), in brcm_stingray_smmu_init() 421 mmio_read_32(smmu_base + 0x34)); in brcm_stingray_smmu_init() [all …]
|
A D | iommu.c | 291 uintptr_t smmu_base = SMMU_BASE; in arm_smmu_enable_secure_client_port() local 293 mmio_clrbits_32(smmu_base, sCR0_CLIENTPD); in arm_smmu_enable_secure_client_port() 298 uintptr_t smmu_base = SMMU_BASE; in arm_smmu_reserve_secure_cntxt() local 300 mmio_clrsetbits_32(smmu_base + ARM_SMMU_SMMU_SCR1, in arm_smmu_reserve_secure_cntxt()
|
Completed in 8 milliseconds