/arm-trusted-firmware-2.8.0/lib/zlib/ |
A D | inftrees.c | 32 int ZLIB_INTERNAL inflate_table(type, lens, codes, table, bits, work) in inflate_table() argument 36 code FAR * FAR *table; 121 *(*table)++ = here; /* make a table to force an error */ 122 *(*table)++ = here; 201 next = *table; /* current table to fill in */ 284 (*table)[low].op = (unsigned char)curr; 285 (*table)[low].bits = (unsigned char)root; 286 (*table)[low].val = (unsigned short)(next - *table); 301 *table += used;
|
A D | zutil.c | 211 local ptr_table table[MAX_PTR]; variable 236 table[next_ptr].org_ptr = buf; in zcalloc() 241 table[next_ptr++].new_ptr = buf; in zcalloc() 257 if (ptr != table[n].new_ptr) continue; in zcfree() 259 farfree(table[n].org_ptr); in zcfree() 261 table[n-1] = table[n]; in zcfree()
|
A D | inftrees.h | 61 unsigned codes, code FAR * FAR *table,
|
A D | crc32.c | 450 local void write_table(out, table, k) in write_table() argument 452 const z_crc_t FAR *table; 459 (unsigned long)(table[n]), 467 local void write_table32hi(out, table, k) in write_table32hi() argument 469 const z_word_t FAR *table; 476 (unsigned long)(table[n] >> 32), 487 local void write_table64(out, table, k) in write_table64() argument 489 const z_word_t FAR *table; 496 (unsigned long long)(table[n]),
|
/arm-trusted-firmware-2.8.0/docs/_static/css/ |
A D | custom.css | 10 * a table will collapse into a single whitespace, 13 .wy-table-responsive table td {
|
/arm-trusted-firmware-2.8.0/docs/components/ |
A D | granule-protection-tables-design.rst | 14 allowed to each security state can be seen in the table below. 16 .. list-table:: Security states and PAS access rights 48 level 0 table controls access to a relatively large region in memory (block 122 its level 0 table in SRAM and its level 1 table(s) in DRAM. 132 table creation. 195 * The L0 table must be aligned to either the table size or 4096 bytes, whichever 199 * The L0 memory size must be greater than or equal to the table size. 219 We can find the total L0 table size with ((PPS / L0GPTSZ) * 8) 226 Sample calculation for L1 table size and alignment 231 We can find the size of each L1 table with ((L0GPTSZ / PGS) / 2). [all …]
|
A D | romlib-design.rst | 12 ROM. The "library at ROM" contains a jump table with the list of functions that 49 table. Also, for additional flexibility and modularity, the index file can 63 BL image --> wrapper function --> jump table entry --> library at ROM 65 The index file is used to create a jump table which is placed in ROM. Then, the 66 wrappers refer to the jump table to call the "library at ROM" functions. The 67 wrappers essentially contain a branch instruction to the jump table entry 80 1. ``romlib_generate.py gentbl [args]`` - Generates the jump table by parsing 83 2. ``romlib_generator.py genvar [args]`` - Generates the jump table global 84 variable (**not** the jump table itself) with the absolute address in ROM. 85 This global variable is, basically, a pointer to the jump table.
|
A D | rmm-el3-comms-spec.rst | 33 .. csv-table:: 95 .. csv-table:: 140 .. csv-table:: 155 .. csv-table:: 225 .. csv-table:: 246 .. csv-table:: 273 .. csv-table:: 304 .. csv-table:: 314 .. csv-table:: 326 .. csv-table:: [all …]
|
A D | xlat-tables-lib-v2-design.rst | 85 The granularity controls the translation table level to go down to when mapping 90 - using a single level-2 translation table entry; 91 - using a level-2 intermediate entry to a level-3 translation table (which 98 here, a level-3 table will need to be allocated on the fly and the level-2 99 modified to point to this new level-3 table. This has a performance cost at 155 excluding the initial lookup level translation table, which is always 164 translation table : the library will allocate as many entries as is required 369 The most common reason for needing a sub-table is when a specific mapping 379 on the page size, levels 0 and 1 of translation may only allow table 404 that uses the changed translation table entries. [all …]
|
/arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1046a/ls1046ardb/ |
A D | ddr_init.c | 163 const struct static_table table[] = { variable 175 for (i = 0; i < ARRAY_SIZE(table); i++) { in board_static_ddr() 176 if (table[i].rate >= clk) { in board_static_ddr() 180 if (i < ARRAY_SIZE(table)) { in board_static_ddr() 181 VERBOSE("Found static setting for rate %ld\n", table[i].rate); in board_static_ddr() 182 memcpy(&priv->ddr_reg, table[i].regs, in board_static_ddr()
|
/arm-trusted-firmware-2.8.0/lib/xlat_tables/aarch32/ |
A D | nonlpae_tables.c | 396 uint32_t *table, in init_xlation_table_inner() argument 408 VERBOSE("init xlat table at %p (level%1u)\n", (void *)table, level); in init_xlation_table_inner() 451 if (*table) { in init_xlation_table_inner() 452 assert((*table & 3) == SECTION_PT_PT); in init_xlation_table_inner() 453 assert(((*table & SECTION_PT_NOTSECURE) == 0U) in init_xlation_table_inner() 456 xlat_table = (*table) & in init_xlation_table_inner() 458 desc = *table; in init_xlation_table_inner() 482 *table++ = desc; in init_xlation_table_inner()
|
/arm-trusted-firmware-2.8.0/plat/mediatek/drivers/cirq/ |
A D | mt_cirq.c | 200 cirq_all_events.table[cirq_reg].mask |= mask; in collect_all_wakeup_events() 211 cirq_all_events.table[cirq_reg].pol |= mask; in collect_all_wakeup_events() 219 cirq_all_events.table[cirq_reg].sen |= mask; in collect_all_wakeup_events() 222 cirq_all_events.table[cirq_reg].used = 1U; in collect_all_wakeup_events() 223 cirq_all_events.table[cirq_reg].reg_num = cirq_reg; in collect_all_wakeup_events() 319 reg = &cirq_all_events.table[i]; in __cirq_fast_clone() 504 reg = &cirq_all_events.table[i]; in cirq_fast_sw_flush()
|
A D | mt_cirq.h | 116 struct cirq_reg table[CIRQ_REG_NUM]; member
|
/arm-trusted-firmware-2.8.0/lib/romlib/ |
A D | jmptbl.i | 10 # Holes can be introduced in the table by using a special keyword "reserved". 13 # The jump table will contain an invalid instruction instead of branch
|
/arm-trusted-firmware-2.8.0/lib/xlat_tables/ |
A D | xlat_tables_private.h | 37 void init_xlation_table(uintptr_t base_va, uint64_t *table,
|
A D | xlat_tables_common.c | 326 uint64_t *table, in init_xlation_table_inner() argument 391 *table++ = desc; in init_xlation_table_inner() 399 void init_xlation_table(uintptr_t base_va, uint64_t *table, in init_xlation_table() argument 414 init_xlation_table_inner(mmap, base_va, table, level); in init_xlation_table()
|
/arm-trusted-firmware-2.8.0/lib/xlat_tables_v2/ |
A D | xlat_tables_utils.c | 287 uint64_t *table; in find_xlat_table_entry() local 292 table = xlat_table_base; in find_xlat_table_entry() 307 desc = table[idx]; in find_xlat_table_entry() 322 return &table[idx]; in find_xlat_table_entry() 327 return &table[idx]; in find_xlat_table_entry() 331 table = (uint64_t *)(uintptr_t)(desc & TABLE_ADDR_MASK); in find_xlat_table_entry()
|
A D | xlat_tables_core.c | 43 static int xlat_table_get_index(const xlat_ctx_t *ctx, const uint64_t *table) in xlat_table_get_index() argument 46 if (ctx->tables[i] == table) in xlat_table_get_index() 70 const uint64_t *table) in xlat_table_inc_regions_count() argument 72 int idx = xlat_table_get_index(ctx, table); in xlat_table_inc_regions_count() 79 const uint64_t *table) in xlat_table_dec_regions_count() argument 81 int idx = xlat_table_get_index(ctx, table); in xlat_table_dec_regions_count() 87 static bool xlat_table_is_empty(const xlat_ctx_t *ctx, const uint64_t *table) in xlat_table_is_empty() argument 89 return ctx->tables_mapped_regions[xlat_table_get_index(ctx, table)] == 0; in xlat_table_is_empty()
|
/arm-trusted-firmware-2.8.0/drivers/nxp/auth/csf_hdr_parser/ |
A D | input_bl2_ch2 | 34 # Specify SG table address, only for (2041/3041/4080/5020/5040) with ESBC=0 - [Optional] 60 # Specify the file names of csf header and sg table. (Default :hdr.out) [Optional] 71 # Specify the output file name of sg table. (Default :sg_table.out). [Optional]
|
/arm-trusted-firmware-2.8.0/docs/plat/ |
A D | index.rst | 53 In addition to the platforms ports listed within the table of contents, there
|
/arm-trusted-firmware-2.8.0/drivers/st/clk/ |
A D | clk-stm32-core.c | 229 static unsigned int _get_table_div(const struct clk_div_table *table, in _get_table_div() argument 234 for (clkt = table; clkt->div; clkt++) { in _get_table_div() 243 static unsigned int _get_div(const struct clk_div_table *table, in _get_div() argument 259 if (table != NULL) { in _get_div() 260 return _get_table_div(table, val); in _get_div() 746 div = _get_div(divider->table, val, divider->flags, divider->width); in _clk_stm32_divider_recalc()
|
/arm-trusted-firmware-2.8.0/docs/security_advisories/ |
A D | security-advisory-tfv-9.rst | 49 The below table lists the CPUs that mitigate against this vulnerability in 102 workaround for CPUs mentioned in the above table. For CPUs supporting
|
/arm-trusted-firmware-2.8.0/docs/components/spd/ |
A D | tlk-dispatcher.rst | 48 • Page table management
|
/arm-trusted-firmware-2.8.0/docs/plat/marvell/armada/ |
A D | porting.rst | 140 …- if different comphy index is used for specific feature, move it to proper table entry and then a… 143 The final table size with comphy parameters can be different, depending
|
/arm-trusted-firmware-2.8.0/plat/nvidia/tegra/scat/ |
A D | bl31.scat | 74 * security. GOT is a table of addresses so ensure 8-byte alignment.
|