Home
last modified time | relevance | path

Searched refs:IO32_C (Results 1 – 8 of 8) sorted by relevance

/hafnium-2.8-rc0/src/arch/aarch64/pl011/
A Dpl011.c15 #define UART_DR IO32_C(PL011_BASE + 0x0)
18 #define UART_RSR_ECR IO32_C(PL011_BASE + 0x4)
21 #define UART_FR IO32_C(PL011_BASE + 0x018)
24 #define UART_IBRD IO32_C(PL011_BASE + 0x024)
27 #define UART_FBRD IO32_C(PL011_BASE + 0x028)
30 #define UART_LCR_H IO32_C(PL011_BASE + 0x02C)
33 #define UART_CR IO32_C(PL011_BASE + 0x030)
36 #define UART_IMSC IO32_C(PL011_BASE + 0x038)
/hafnium-2.8-rc0/src/arch/aarch64/inc/hf/arch/vm/
A Dinterrupts_gicv3.h26 #define GICD_CTLR IO32_C(GICD_BASE + 0x0000)
36 #define GICR_WAKER IO32_C(GICR_BASE + 0x0014)
37 #define GICR_IGROUPR0 IO32_C(SGI_BASE + 0x0080)
38 #define GICR_ISENABLER0 IO32_C(SGI_BASE + 0x0100)
39 #define GICR_ICENABLER0 IO32_C(SGI_BASE + 0x0180)
40 #define GICR_ISPENDR0 IO32_C(SGI_BASE + 0x0200)
41 #define GICR_ICPENDR0 IO32_C(SGI_BASE + 0x0280)
42 #define GICR_ISACTIVER0 IO32_C(SGI_BASE + 0x0300)
/hafnium-2.8-rc0/src/arch/aarch64/plat/interrupts/
A Dgicv3_helpers.h348 io_read32(IO32_C((base) + GICD_OFFSET(REG, (id))))
374 io_setbits32(IO32_C((base) + GICD_OFFSET(REG, (id))), \
384 io_write32(IO32_C((base) + GICD_OFFSET(REG, (id))), \
414 io_read32(IO32_C((base) + GICR_OFFSET(REG, (id))))
435 io_write32(IO32_C((base) + GICR_OFFSET(REG, (id))), \
460 return io_read32(IO32_C(base + GICD_CTLR)); in gicd_read_ctlr()
465 io_write32(IO32_C(base + GICD_CTLR), val); in gicd_write_ctlr()
485 return io_read32(IO32_C(base + GICD_PIDR2_GICV3)); in gicd_read_pidr2()
500 return io_read32(IO32_C(base + GICR_CTLR)); in gicr_read_ctlr()
534 io_clrsetbits32(IO32_C(base + GICD_OFFSET(ICFG, id)), in gicd_set_icfgr()
[all …]
A Dgicv3.c325 return io_read32(IO32_C(base + GICD_TYPER)); in read_gicd_typer_reg()
/hafnium-2.8-rc0/test/vmapi/arch/aarch64/gicv3/
A Dgicv3_setup.c33 hftest_mm_identity_map((void *)IO32_C(SGI_BASE).ptr, PAGE_SIZE, mode); in gicv3_system_setup()
/hafnium-2.8-rc0/src/arch/aarch64/qemuloader/
A Dfwcfg.c26 #define FW_CFG_DATA32 IO32_C(FW_CFG_BASE + 0)
/hafnium-2.8-rc0/src/arch/aarch64/arm_smmuv3/
A Darm_smmuv3.h335 return io_read32(IO32_C((uintpaddr_t)addr)); in mmio_read32()
345 io_write32(IO32_C((uintpaddr_t)addr), data); in mmio_write32()
/hafnium-2.8-rc0/inc/hf/
A Dio.h108 #define IO32_C(addr) io32_c((addr), 0) macro

Completed in 12 milliseconds