Home
last modified time | relevance | path

Searched refs:APIC_LVT_MASKED (Results 1 – 2 of 2) sorted by relevance

/l4re-core-master/l4util/include/ARCH-x86/
A Dapic.h144 tmp_val |= APIC_LVT_MASKED; in apic_lvt0_disable_irq()
155 tmp_val &= ~(APIC_LVT_MASKED); in apic_lvt0_enable_irq()
166 tmp_val |= APIC_LVT_MASKED; in apic_lvt1_disable_irq()
177 tmp_val &= ~(APIC_LVT_MASKED); in apic_lvt1_enable_irq()
205 tmp_val |= APIC_LVT_MASKED; in apic_timer_disable_irq()
216 tmp_val &= ~(APIC_LVT_MASKED); in apic_timer_enable_irq()
227 tmp_val |= APIC_LVT_MASKED; in apic_timer_set_periodic()
238 tmp_val |= APIC_LVT_MASKED; in apic_timer_set_one_shot()
251 tmp_val |= APIC_LVT_MASKED; in apic_timer_assign_irq()
262 tmp_val |= APIC_LVT_MASKED; in apic_perf_disable_irq()
[all …]
/l4re-core-master/l4util/include/ARCH-amd64/
A Dapic.h144 tmp_val |= APIC_LVT_MASKED; in apic_lvt0_disable_irq()
155 tmp_val &= ~(APIC_LVT_MASKED); in apic_lvt0_enable_irq()
166 tmp_val |= APIC_LVT_MASKED; in apic_lvt1_disable_irq()
177 tmp_val &= ~(APIC_LVT_MASKED); in apic_lvt1_enable_irq()
205 tmp_val |= APIC_LVT_MASKED; in apic_timer_disable_irq()
216 tmp_val &= ~(APIC_LVT_MASKED); in apic_timer_enable_irq()
227 tmp_val |= APIC_LVT_MASKED; in apic_timer_set_periodic()
238 tmp_val |= APIC_LVT_MASKED; in apic_timer_set_one_shot()
251 tmp_val |= APIC_LVT_MASKED; in apic_timer_assign_irq()
262 tmp_val |= APIC_LVT_MASKED; in apic_perf_disable_irq()
[all …]

Completed in 5 milliseconds