Home
last modified time | relevance | path

Searched refs:AZX_GCTL_RESET (Results 1 – 3 of 3) sorted by relevance

/linux-6.3-rc2/sound/hda/
A Dhdac_controller.c391 snd_hdac_chip_updatel(bus, GCTL, AZX_GCTL_RESET, 0); in snd_hdac_bus_enter_link_reset()
394 while ((snd_hdac_chip_readb(bus, GCTL) & AZX_GCTL_RESET) && in snd_hdac_bus_enter_link_reset()
410 snd_hdac_chip_updateb(bus, GCTL, AZX_GCTL_RESET, AZX_GCTL_RESET); in snd_hdac_bus_exit_link_reset()
425 if (snd_hdac_chip_readb(bus, GCTL) & AZX_GCTL_RESET) in snd_hdac_bus_reset_link()
/linux-6.3-rc2/include/sound/
A Dhda_register.h25 #define AZX_GCTL_RESET (1 << 0) /* controller reset */ macro
/linux-6.3-rc2/sound/soc/intel/skylake/
A Dskl.c202 if (!(snd_hdac_chip_readb(bus, GCTL) & AZX_GCTL_RESET)) { in skl_dum_set()

Completed in 8 milliseconds