Home
last modified time | relevance | path

Searched refs:B43_PHY_CCK (Results 1 – 5 of 5) sorted by relevance

/linux-6.3-rc2/drivers/net/wireless/broadcom/b43/
A Dphy_lp.h9 #define B43_LPPHY_B_VERSION B43_PHY_CCK(0x00) /* B PHY version */
17 #define B43_LPPHY_B_TEST B43_PHY_CCK(0x0A) /* B PHY Test */
27 #define B43_LPPHY_PLL_OUT B43_PHY_CCK(0x19) /* PLL Out */
33 #define B43_LPPHY_AGC_GAIN B43_PHY_CCK(0x25) /* AGC Gain */
35 #define B43_LPPHY_JSSI B43_PHY_CCK(0x27) /* JSSI */
37 #define B43_LPPHY_TSSI B43_PHY_CCK(0x29) /* TSSI */
38 #define B43_LPPHY_TR_LOSS B43_PHY_CCK(0x2A) /* TR Loss */
45 #define B43_LPPHY_SYNCFREQ B43_PHY_CCK(0x31) /* SyncFreq */
56 #define B43_LPPHY_RXDBG B43_PHY_CCK(0x43) /* rxDebug */
60 #define B43_LPPHY_PR3931 B43_PHY_CCK(0x47) /* PR3931 */
[all …]
A Dphy_g.h9 #define B43_PHY_VERSION_CCK B43_PHY_CCK(0x00) /* Versioning register for B-PHY */
10 #define B43_PHY_CCKBBANDCFG B43_PHY_CCK(0x01) /* Contains antenna 0/1 control bit */
11 #define B43_PHY_PGACTL B43_PHY_CCK(0x15) /* PGA control */
15 #define B43_PHY_FBCTL1 B43_PHY_CCK(0x18) /* Frequency bandwidth control 1 */
16 #define B43_PHY_ITSSI B43_PHY_CCK(0x29) /* Idle TSSI */
17 #define B43_PHY_LO_LEAKAGE B43_PHY_CCK(0x2D) /* Measured LO leakage */
18 #define B43_PHY_ENERGY B43_PHY_CCK(0x33) /* Energy */
19 #define B43_PHY_SYNCCTL B43_PHY_CCK(0x35)
20 #define B43_PHY_FBCTL2 B43_PHY_CCK(0x38) /* Frequency bandwidth control 2 */
21 #define B43_PHY_DACCTL B43_PHY_CCK(0x60) /* DAC control */
[all …]
A Dlo.c391 b43_phy_set(dev, B43_PHY_CCK(0x14), 0x200); in lo_measure_setup()
395 b43_phy_write(dev, B43_PHY_CCK(0x16), 0x410); in lo_measure_setup()
396 b43_phy_write(dev, B43_PHY_CCK(0x17), 0x820); in lo_measure_setup()
422 b43_phy_write(dev, B43_PHY_CCK(0x3E), 0); in lo_measure_setup()
440 b43_phy_write(dev, B43_PHY_CCK(0x30), 0x00FF); in lo_measure_setup()
441 b43_phy_write(dev, B43_PHY_CCK(0x06), 0x3F3F); in lo_measure_setup()
458 b43_phy_write(dev, B43_PHY_CCK(0x2A), 0x8A3); in lo_measure_setup()
462 b43_phy_write(dev, B43_PHY_CCK(0x2B), 0x1003); in lo_measure_setup()
464 b43_phy_write(dev, B43_PHY_CCK(0x2B), 0x0802); in lo_measure_setup()
470 b43_phy_write(dev, B43_PHY_CCK(0x2F), 0); in lo_measure_setup()
[all …]
A Dphy_g.c1269 b43_phy_write(dev, B43_PHY_CCK(0x30), 0xFF); in b43_radio_init2050()
1328 b43_phy_write(dev, B43_PHY_CCK(0x2B), 0x1403); in b43_radio_init2050()
1342 b43_phy_write(dev, B43_PHY_CCK(0x58), 0); in b43_radio_init2050()
1373 b43_phy_write(dev, B43_PHY_CCK(0x58), 0); in b43_radio_init2050()
1384 b43_phy_write(dev, B43_PHY_CCK(0x58), 0); in b43_radio_init2050()
1424 b43_phy_write(dev, B43_PHY_CCK(0x58), 0); in b43_radio_init2050()
1746 b43_phy_write(dev, B43_PHY_CCK(0x5A), 0x0780); in b43_calc_loopback_gain()
1747 b43_phy_write(dev, B43_PHY_CCK(0x59), 0xC810); in b43_calc_loopback_gain()
1748 b43_phy_write(dev, B43_PHY_CCK(0x58), 0x000D); in b43_calc_loopback_gain()
1750 b43_phy_set(dev, B43_PHY_CCK(0x0A), 0x2000); in b43_calc_loopback_gain()
[all …]
A Dphy_common.h18 #define B43_PHY_CCK(reg) ((reg) | B43_PHYROUTE_BASE) macro

Completed in 26 milliseconds