BIT15 (reference) in projects: linux-6.3-rc2

Project(s)

Full Search
Definition
Symbol
File Path
Type

Searched refs:BIT15 (Results 1 – 15 of 15) sorted by relevance

/linux-6.3-rc2/drivers/staging/rtl8723bs/include/
A D	rtl8723b_spec.h	`201 #define IMR_HSISR_IND_ON_INT_8723B BIT15 /* HSISR Indicator (HSIMR & HSISR is true, this bit is … 229 #define IMR_BCNDOK2_8723B BIT15 /* Beacon Queue DMA OK Interrupt 2 */`
A D	hal_com_reg.h	`562 #define RRSR_MCS3 BIT15 644 #define CAM_VALID BIT15 700 #define IMR_TXFOVW BIT15 /* Transmit FIFO Overflow / 718 #define IMR_TSF_BIT32_TOGGLE BIT15 747 #define RCR_RSVD_BIT15 BIT15 / Reserved */`
A D	osdep_service.h	`32 #define BIT15 0x00008000 macro`
/linux-6.3-rc2/drivers/net/wireless/realtek/rtlwifi/btcoexist/
A D	halbt_precomp.h	`46 #define BIT15 0x00008000 macro`
/linux-6.3-rc2/drivers/staging/rtl8723bs/hal/
A D	Hal8723BReg.h	`390 #define IMR_HSISR_IND_ON_INT_8723B BIT15 /* HSISR Indicator (HSIMR & HSISR is true, this bit is se… 418 #define IMR_BCNDOK2_8723B BIT15 /* Beacon Queue DMA OK Interrupt 2 */`
A D	hal_com.c	`1089 PHY_SetRFReg(padapter, RF_PATH_A, REG_RF_BB_GAIN_OFFSET, BIT18\|BIT17\|BIT16\|BIT15, target); in rtw_bb_rf_gain_offset()`
/linux-6.3-rc2/drivers/staging/rtl8192e/rtl8192e/
A D	rtl_cam.c	`100 usConfig \|= BIT15 \| (KeyType << 2); in rtl92e_set_key() 102 usConfig \|= BIT15 \| (KeyType << 2) \| KeyIndex; in rtl92e_set_key()`
A D	r8192E_hw.h	`114 #define IMR_TXFOVW BIT15`
/linux-6.3-rc2/drivers/staging/rtl8192e/
A D	rtl819x_Qos.h	`25 #define BIT15 0x00008000 macro`
/linux-6.3-rc2/include/uapi/linux/
A D	synclink.h	`34 #define BIT15 0x8000 macro`
/linux-6.3-rc2/drivers/scsi/
A D	dc395x.h	`61 #define BIT15 0x00008000 macro`
/linux-6.3-rc2/drivers/tty/
A D	synclink_gt.c	`191 #define desc_complete(a) (le16_to_cpu((a).status) & BIT15) 2047 set_desc_status(info->rbufs[i], BIT15 \| (reg >> 8)); in isr_rxdata() 4140 val = BIT15 + BIT14 + BIT0; in async_mode() 4192 val \|= BIT15 + BIT13; in sync_mode() 4195 case MGSL_MODE_BISYNC: val \|= BIT15; break; in sync_mode() 4267 val \|= BIT15 + BIT13; in sync_mode() 4270 case MGSL_MODE_BISYNC: val \|= BIT15; break; in sync_mode() 4376 wr_reg16(info, SCR, BIT15 + BIT14 + BIT0); in sync_mode()`
/linux-6.3-rc2/drivers/net/wireless/realtek/rtlwifi/rtl8192de/
A D	reg.h	`373 #define RRSR_MCS3 BIT15`
/linux-6.3-rc2/drivers/char/pcmcia/
A D	synclink_cs.c	`290 #define IRQ_BREAK_ON BIT15 // rx break detected`
/linux-6.3-rc2/drivers/scsi/lpfc/
A D	lpfc_hw4.h	`784 #define LPFC_SLI4_INTR15 BIT15`

Completed in 70 milliseconds