Home
last modified time | relevance | path

Searched refs:BIT5 (Results 1 – 25 of 35) sorted by relevance

12

/linux-6.3-rc2/drivers/scsi/
A Ddc395x.h71 #define BIT5 0x00000020 macro
134 #define SRB_ERROR BIT5
139 #define RESIDUAL_VALID BIT5
170 #define EN_TAG_QUEUEING BIT5
597 #define LUN_CHECK BIT5
/linux-6.3-rc2/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_hw.h109 #define SCR_NoSKMC BIT5
124 #define IMR_HCCADOK BIT5
132 #define TP_POLL_CQ BIT5
194 #define RRSR_9M BIT5
/linux-6.3-rc2/drivers/staging/rtl8723bs/include/
A Dhal_pwr_seq.h47 …MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0}, /*0x00[5] = 1b…
76 …, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5}, /*0x00[5] = 1b…
151 …K, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK …
182 …, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*reset dual TS…
A Drtl8723b_spec.h170 #define BIT_BCN_PORT_SEL BIT5
209 #define IMR_BKDOK_8723B BIT5 /* AC_BK DMA OK */
A Dhal_com_reg.h525 #define HSISR_SPS_OCP_INT BIT5
552 #define RRSR_9M BIT5
646 #define CAM_USEDK BIT5
710 #define IMR_TBDER BIT5 /* For 92C, Transmit Beacon Error Interrupt */
758 #define RCR_APWRMGT BIT5 /* Accept power management packet */
1283 #define SDIO_HIMR_RXFOVW_MSK BIT5
1305 #define SDIO_HISR_RXFOVW BIT5
A Dosdep_service.h22 #define BIT5 0x00000020 macro
/linux-6.3-rc2/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
A Dpwrseq.h262 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
383 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0 \
416 PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT5|BIT4), (BIT5|BIT4) \
466 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
619 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
/linux-6.3-rc2/drivers/video/fbdev/via/
A Ddvi.c62 BIT5 + BIT6 + BIT7); in viafb_tmds_trasmitter_identify()
66 viafb_write_reg_mask(SR3E, VIASR, 0x0, BIT5); in viafb_tmds_trasmitter_identify()
396 viafb_write_reg_mask(CR6C, VIACR, 0x21, BIT0 + BIT5); in viafb_dvi_enable()
408 viafb_write_reg_mask(CR93, VIACR, 0x21, BIT0 + BIT5); in viafb_dvi_enable()
A Dhw.c1696 viafb_write_reg_mask(SR01, VIASR, 0x20, BIT5); in device_screen_off()
1702 viafb_write_reg_mask(SR01, VIASR, 0x00, BIT5); in device_screen_on()
1713 viafb_write_reg_mask(CRD2, VIACR, 0x20, BIT4 + BIT5); in set_display_channel()
1717 viafb_write_reg_mask(CRD2, VIACR, 0x10, BIT4 + BIT5); in set_display_channel()
1720 viafb_write_reg_mask(CRD2, VIACR, 0x30, BIT4 + BIT5); in set_display_channel()
1725 viafb_write_reg_mask(CRD2, VIACR, 0x20, BIT4 + BIT5); in set_display_channel()
1728 viafb_write_reg_mask(CRD2, VIACR, 0x00, BIT4 + BIT5); in set_display_channel()
2065 p_gfx_dpa_setting->DVP0DataDri_S1, BIT5); in viafb_set_dpa_gfx()
A Dshare.h19 #define BIT5 0x20 macro
/linux-6.3-rc2/drivers/net/wireless/realtek/rtlwifi/btcoexist/
A Dhalbt_precomp.h36 #define BIT5 0x00000020 macro
A Dhalbtc8821a2ant.h10 #define BT_INFO_8821A_2ANT_B_HID BIT5
A Dhalbtc8821a1ant.h10 #define BT_INFO_8821A_1ANT_B_HID BIT5
A Dhalbtc8192e2ant.h9 #define BT_INFO_8192E_2ANT_B_HID BIT5
A Dhalbtc8723b2ant.h12 #define BT_INFO_8723B_2ANT_B_HID BIT5
A Dhalbtc8723b1ant.h9 #define BT_INFO_8723B_1ANT_B_HID BIT5
/linux-6.3-rc2/drivers/staging/rtl8723bs/hal/
A DHalBtc8723b2Ant.h10 #define BT_INFO_8723B_2ANT_B_HID BIT5
A DHalBtc8723b1Ant.h10 #define BT_INFO_8723B_1ANT_B_HID BIT5
A DHal8723BReg.h398 #define IMR_BKDOK_8723B BIT5 /* AC_BK DMA OK */
A Dodm.h370 ODM_BB_CCK_PD = BIT5,
447 ODM_WM_AUTO = BIT5,
/linux-6.3-rc2/drivers/staging/rtl8192e/
A Drtl819x_Qos.h15 #define BIT5 0x00000020 macro
/linux-6.3-rc2/drivers/tty/
A Dsynclink_gt.c392 #define IRQ_DCD BIT5
2135 if (status & (BIT5 + BIT4)) { in isr_rdma()
2160 if (status & (BIT5 + BIT4 + BIT3)) { in isr_tdma()
4059 case 7: val |= BIT5; break; in async_mode()
4060 case 8: val |= BIT5 + BIT4; break; in async_mode()
4099 case 7: val |= BIT5; break; in async_mode()
4100 case 8: val |= BIT5 + BIT4; break; in async_mode()
4396 tcr = (tcr & ~(BIT6 + BIT5)) | BIT4; in tx_set_idle()
4401 tcr &= ~(BIT5 + BIT4); in tx_set_idle()
4463 val |= BIT5; /* 0010 */ in msc_set_vcr()
[all …]
/linux-6.3-rc2/include/uapi/linux/
A Dsynclink.h24 #define BIT5 0x0020 macro
/linux-6.3-rc2/drivers/char/pcmcia/
A Dsynclink_cs.c678 #define CMD_RXFIFO_READ BIT5
906 if (!fifo_count && (read_reg(info,CHA+STAR) & BIT5)) in rx_ready_async()
2992 val = read_reg(info, CHA + CCR2) | (BIT4 | BIT5); in loopback_enable()
3119 val |= BIT5; in hdlc_mode()
3144 val |= BIT5; in hdlc_mode()
3207 val |= BIT5; in hdlc_mode()
3481 val |= BIT5; in async_mode()
3524 val |= BIT5; in async_mode()
3649 else if (!(status & BIT5)) { in rx_get_frame()
3680 if (status & BIT5) in rx_get_frame()
[all …]
/linux-6.3-rc2/lib/zstd/common/
A Dzstd_internal.h68 #define BIT5 32 macro

Completed in 60 milliseconds

12