Home
last modified time | relevance | path

Searched refs:CACHELINE_ALIGNED_DATA (Results 1 – 5 of 5) sorted by relevance

/linux-6.3-rc2/arch/mips/kernel/
A Dvmlinux.lds.S94 CACHELINE_ALIGNED_DATA(1 << CONFIG_MIPS_L1_CACHE_SHIFT)
/linux-6.3-rc2/arch/ia64/kernel/
A Dvmlinux.lds.S180 CACHELINE_ALIGNED_DATA(SMP_CACHE_BYTES)
/linux-6.3-rc2/arch/x86/kernel/
A Dvmlinux.lds.S172 CACHELINE_ALIGNED_DATA(L1_CACHE_BYTES)
/linux-6.3-rc2/arch/powerpc/kernel/
A Dvmlinux.lds.S380 CACHELINE_ALIGNED_DATA(L1_CACHE_BYTES)
/linux-6.3-rc2/include/asm-generic/
A Dvmlinux.lds.h403 #define CACHELINE_ALIGNED_DATA(align) \ macro
1118 CACHELINE_ALIGNED_DATA(cacheline) \

Completed in 11 milliseconds