Home
last modified time | relevance | path

Searched refs:CACHE_FLUSH_TS (Results 1 – 15 of 15) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/msm/adreno/
A Da2xx_gpu.c45 OUT_RING(ring, CACHE_FLUSH_TS); in a2xx_submit()
A Da3xx_gpu.c71 OUT_RING(ring, CACHE_FLUSH_TS | CP_EVENT_WRITE_0_IRQ); in a3xx_submit()
A Da4xx_gpu.c65 OUT_RING(ring, CACHE_FLUSH_TS | CP_EVENT_WRITE_0_IRQ); in a4xx_submit()
A Da5xx_gpu.c215 OUT_RING(ring, CP_EVENT_WRITE_0_EVENT(CACHE_FLUSH_TS) | in a5xx_submit()
A Da6xx_gpu.c243 OUT_RING(ring, CP_EVENT_WRITE_0_EVENT(CACHE_FLUSH_TS) | in a6xx_submit()
A Dadreno_pm4.xml.h56 CACHE_FLUSH_TS = 4, enumerator
/linux-6.3-rc2/drivers/gpu/drm/radeon/
A Dsid.h1381 # define CACHE_FLUSH_TS (4 << 0) macro
A Dcikd.h1570 # define CACHE_FLUSH_TS (4 << 0) macro
/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/
A Dsid.h1444 # define CACHE_FLUSH_TS (4 << 0) macro
/linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/gca/
A Dgfx_7_2_enum.h4778 CACHE_FLUSH_TS = 0x4, enumerator
A Dgfx_8_0_enum.h5261 CACHE_FLUSH_TS = 0x4, enumerator
A Dgfx_8_1_enum.h5330 CACHE_FLUSH_TS = 0x4, enumerator
/linux-6.3-rc2/drivers/gpu/drm/amd/include/
A Dvega10_enum.h15450 CACHE_FLUSH_TS = 0x00000004, enumerator
A Dsoc21_enum.h16824 CACHE_FLUSH_TS = 0x00000004, enumerator
A Dnavi10_enum.h14160 CACHE_FLUSH_TS = 0x00000004, enumerator

Completed in 470 milliseconds