/linux-6.3-rc2/drivers/clk/mediatek/ |
A D | clk-mt8186-apmixedsys.c | 60 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x038C, 0x0398, 0, 130 FH(CLK_APMIXED_MSDCPLL, FH_MSDCPLL, 0x0118),
|
A D | clk-mt6795-apmixedsys.c | 52 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x250, 0x25c, 0, 0, 21, 0x250, 4, 0x0, 0x254, 0),
|
A D | clk-mt8195-apmixedsys.c | 66 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0710, 0x0720, 0,
|
A D | clk-mt8173-apmixedsys.c | 69 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x250, 0x25c, 0, 0, 21, 0x250, 4, 0x0, 0x254, 0),
|
A D | clk-mt8135.c | 640 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x278, 0x290, 0x80000000, 0, 21, 0x278, 6, 0x0, 0x27c, 0),
|
A D | clk-mt6797.c | 647 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0250, 0x025C, 0x00000120, 0, 21,
|
A D | clk-mt2701.c | 968 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x240, 0x24c, 0x00000001, 0,
|
A D | clk-mt6779.c | 1200 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0260, 0x026C, 0,
|
A D | clk-mt2712.c | 1242 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0270, 0x027C, 0x00000100,
|
A D | clk-mt6765.c | 766 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x027C, 0x0288, 0,
|
A D | clk-mt8183.c | 1065 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0250, 0x025C, 0,
|
/linux-6.3-rc2/Documentation/devicetree/bindings/clock/ |
A D | mediatek,mt8186-fhctl.yaml | 51 clocks = <&apmixedsys CLK_APMIXED_MSDCPLL>;
|
/linux-6.3-rc2/include/dt-bindings/clock/ |
A D | mt8135-clk.h | 113 #define CLK_APMIXED_MSDCPLL 6 macro
|
A D | mediatek,mt6795-clk.h | 145 #define CLK_APMIXED_MSDCPLL 4 macro
|
A D | mt6797-clk.h | 111 #define CLK_APMIXED_MSDCPLL 4 macro
|
A D | mt6765-clk.h | 17 #define CLK_APMIXED_MSDCPLL 7 macro
|
A D | mt8173-clk.h | 161 #define CLK_APMIXED_MSDCPLL 6 macro
|
A D | mediatek,mt8365-clk.h | 235 #define CLK_APMIXED_MSDCPLL 4 macro
|
A D | mt2712-clk.h | 20 #define CLK_APMIXED_MSDCPLL 8 macro
|
A D | mt6779-clk.h | 172 #define CLK_APMIXED_MSDCPLL 7 macro
|
A D | mt8183-clk.h | 16 #define CLK_APMIXED_MSDCPLL 5 macro
|
A D | mt8186-clk.h | 269 #define CLK_APMIXED_MSDCPLL 5 macro
|
A D | mt2701-clk.h | 179 #define CLK_APMIXED_MSDCPLL 5 macro
|
A D | mt8192-clk.h | 304 #define CLK_APMIXED_MSDCPLL 3 macro
|
A D | mt8195-clk.h | 362 #define CLK_APMIXED_MSDCPLL 3 macro
|