Searched refs:CLK_MCU_MP0_SEL (Results 1 – 6 of 6) sorted by relevance
| /linux-6.3-rc2/include/dt-bindings/clock/ |
| A D | mt2712-clk.h | 289 #define CLK_MCU_MP0_SEL 0 macro
|
| A D | mt8183-clk.h | 421 #define CLK_MCU_MP0_SEL 0 macro
|
| /linux-6.3-rc2/arch/arm64/boot/dts/mediatek/ |
| A D | mt8183.dtsi | 334 clocks = <&mcucfg CLK_MCU_MP0_SEL>,
357 clocks = <&mcucfg CLK_MCU_MP0_SEL>,
380 clocks = <&mcucfg CLK_MCU_MP0_SEL>,
403 clocks = <&mcucfg CLK_MCU_MP0_SEL>,
|
| A D | mt2712e.dtsi | 89 clocks = <&mcucfg CLK_MCU_MP0_SEL>,
102 clocks = <&mcucfg CLK_MCU_MP0_SEL>,
|
| /linux-6.3-rc2/drivers/clk/mediatek/ |
| A D | clk-mt2712.c | 928 MUX_GATE_FLAGS(CLK_MCU_MP0_SEL, "mcu_mp0_sel", mcu_mp0_parents, 0x7A0,
|
| A D | clk-mt8183.c | 639 MUX(CLK_MCU_MP0_SEL, "mcu_mp0_sel", mcu_mp0_parents, 0x7A0, 9, 2),
|
Completed in 14 milliseconds