Searched refs:CLK_MM_DISP_OVL1 (Results 1 – 9 of 9) sorted by relevance
| /linux-6.3-rc2/drivers/clk/mediatek/ |
| A D | clk-mt6797-mm.c | 61 GATE_MM0(CLK_MM_DISP_OVL1, "mm_disp_ovl1", "mm_sel", 16),
|
| A D | clk-mt6795-mm.c | 50 GATE_MM0(CLK_MM_DISP_OVL1, "mm_disp_ovl1", "mm_sel", 17),
|
| A D | clk-mt8173-mm.c | 64 GATE_MM0(CLK_MM_DISP_OVL1, "mm_disp_ovl1", "mm_sel", 17),
|
| A D | clk-mt2712-mm.c | 79 GATE_MM0(CLK_MM_DISP_OVL1, "mm_disp_ovl1", "mm_sel", 17),
|
| /linux-6.3-rc2/include/dt-bindings/clock/ |
| A D | mediatek,mt6795-clk.h | 236 #define CLK_MM_DISP_OVL1 17 macro
|
| A D | mt6797-clk.h | 231 #define CLK_MM_DISP_OVL1 17 macro
|
| A D | mt8173-clk.h | 264 #define CLK_MM_DISP_OVL1 17 macro
|
| A D | mt2712-clk.h | 318 #define CLK_MM_DISP_OVL1 17 macro
|
| /linux-6.3-rc2/arch/arm64/boot/dts/mediatek/ |
| A D | mt8173.dtsi | 1080 clocks = <&mmsys CLK_MM_DISP_OVL1>;
|
Completed in 13 milliseconds