Searched refs:CLK_MM_DISP_WDMA1 (Results 1 – 9 of 9) sorted by relevance
| /linux-6.3-rc2/drivers/clk/mediatek/ |
| A D | clk-mt6797-mm.c | 67 GATE_MM0(CLK_MM_DISP_WDMA1, "mm_disp_wdma1", "mm_sel", 22),
|
| A D | clk-mt6795-mm.c | 55 GATE_MM0(CLK_MM_DISP_WDMA1, "mm_disp_wdma1", "mm_sel", 22),
|
| A D | clk-mt8173-mm.c | 69 GATE_MM0(CLK_MM_DISP_WDMA1, "mm_disp_wdma1", "mm_sel", 22),
|
| A D | clk-mt2712-mm.c | 84 GATE_MM0(CLK_MM_DISP_WDMA1, "mm_disp_wdma1", "mm_sel", 22),
|
| /linux-6.3-rc2/include/dt-bindings/clock/ |
| A D | mediatek,mt6795-clk.h | 241 #define CLK_MM_DISP_WDMA1 22 macro
|
| A D | mt6797-clk.h | 237 #define CLK_MM_DISP_WDMA1 23 macro
|
| A D | mt8173-clk.h | 269 #define CLK_MM_DISP_WDMA1 22 macro
|
| A D | mt2712-clk.h | 323 #define CLK_MM_DISP_WDMA1 22 macro
|
| /linux-6.3-rc2/arch/arm64/boot/dts/mediatek/ |
| A D | mt8173.dtsi | 1130 clocks = <&mmsys CLK_MM_DISP_WDMA1>;
|
Completed in 12 milliseconds