Searched refs:CLK_MM_DSI0_ENGINE (Results 1 – 7 of 7) sorted by relevance
| /linux-6.3-rc2/drivers/clk/mediatek/ |
| A D | clk-mt6795-mm.c | 71 GATE_MM1(CLK_MM_DSI0_ENGINE, "mm_dsi0_engine", "mm_sel", 4),
|
| A D | clk-mt8173-mm.c | 84 GATE_MM1(CLK_MM_DSI0_ENGINE, "mm_dsi0_engine", "mm_sel", 4),
|
| A D | clk-mt2712-mm.c | 97 GATE_MM1(CLK_MM_DSI0_ENGINE, "mm_dsi0_engine", "mm_sel", 4),
|
| /linux-6.3-rc2/include/dt-bindings/clock/ |
| A D | mediatek,mt6795-clk.h | 255 #define CLK_MM_DSI0_ENGINE 36 macro
|
| A D | mt8173-clk.h | 283 #define CLK_MM_DSI0_ENGINE 36 macro
|
| A D | mt2712-clk.h | 335 #define CLK_MM_DSI0_ENGINE 34 macro
|
| /linux-6.3-rc2/arch/arm64/boot/dts/mediatek/ |
| A D | mt8173.dtsi | 1206 clocks = <&mmsys CLK_MM_DSI0_ENGINE>,
|
Completed in 12 milliseconds