Searched refs:CLK_PDMA0 (Results 1 – 21 of 21) sorted by relevance
| /linux-6.3-rc2/include/dt-bindings/clock/ |
| A D | exynos5410.h | 57 #define CLK_PDMA0 362 macro
|
| A D | exynos5250.h | 79 #define CLK_PDMA0 275 macro
|
| A D | s5pv210.h | 115 #define CLK_PDMA0 97 macro
|
| A D | exynos4.h | 130 #define CLK_PDMA0 292 macro
|
| A D | exynos5420.h | 122 #define CLK_PDMA0 362 macro
|
| A D | exynos3250.h | 207 #define CLK_PDMA0 201 macro
|
| A D | exynos5433.h | 572 #define CLK_PDMA0 65 macro
|
| /linux-6.3-rc2/drivers/clk/samsung/ |
| A D | clk-exynos5410.c | 183 GATE(CLK_PDMA0, "pdma0", "aclk200", GATE_BUS_FSYS0, 1, 0, 0),
|
| A D | clk-s5pv210.c | 551 GATE(CLK_PDMA0, "pdma0", "dout_hclkp", CLK_GATE_IP0, 3, 0, 0),
|
| A D | clk-exynos5250.c | 556 GATE(CLK_PDMA0, "pdma0", "div_aclk200", GATE_IP_FSYS, 1, 0, 0),
|
| A D | clk-exynos3250.c | 647 GATE(CLK_PDMA0, "pdma0", "div_aclk_200", GATE_IP_FSYS, 0, 0, 0),
|
| A D | clk-exynos4.c | 835 GATE(CLK_PDMA0, "pdma0", "aclk133", GATE_IP_FSYS, 0,
|
| A D | clk-exynos5420.c | 1035 GATE(CLK_PDMA0, "pdma0", "aclk200_fsys", GATE_BUS_FSYS0, 1, 0, 0),
|
| A D | clk-exynos5433.c | 2329 GATE(CLK_PDMA0, "pdma0", "aclk_pdma0", ENABLE_IP_FSYS0, 0, 0, 0),
|
| /linux-6.3-rc2/arch/arm/boot/dts/ |
| A D | exynos5410.dtsi | 196 clocks = <&clock CLK_PDMA0>;
|
| A D | s5pv210.dtsi | 125 clocks = <&clocks CLK_PDMA0>;
|
| A D | exynos3250.dtsi | 605 clocks = <&cmu CLK_PDMA0>;
|
| A D | exynos4.dtsi | 676 clocks = <&clock CLK_PDMA0>;
|
| A D | exynos5250.dtsi | 700 clocks = <&clock CLK_PDMA0>;
|
| A D | exynos5420.dtsi | 558 clocks = <&clock CLK_PDMA0>;
|
| /linux-6.3-rc2/arch/arm64/boot/dts/exynos/ |
| A D | exynos5433.dtsi | 1866 clocks = <&cmu_fsys CLK_PDMA0>;
|
Completed in 45 milliseconds