Home
last modified time | relevance | path

Searched refs:CLK_PERI_UART0 (Results 1 – 15 of 15) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Dmt8135-clk.h148 #define CLK_PERI_UART0 10 macro
A Dmediatek,mt6795-clk.h194 #define CLK_PERI_UART0 19 macro
A Dmt8173-clk.h213 #define CLK_PERI_UART0 20 macro
A Dmt2712-clk.h255 #define CLK_PERI_UART0 16 macro
A Dmt2701-clk.h241 #define CLK_PERI_UART0 20 macro
/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mt8173-pericfg.c70 GATE_PERI0(CLK_PERI_UART0, "peri_uart0", "axi_sel", 19),
A Dclk-mt6795-pericfg.c59 GATE_PERI(CLK_PERI_UART0, "peri_uart0", "axi_sel", 19),
A Dclk-mt8135.c470 GATE_PERI0(CLK_PERI_UART0, "uart0_ck", "axi_sel", 22),
A Dclk-mt2701.c857 GATE_PERI0(CLK_PERI_UART0, "uart0_ck", "axi_sel", 19),
A Dclk-mt2712.c1099 GATE_PERI0(CLK_PERI_UART0, "per_uart0",
/linux-6.3-rc2/arch/arm/boot/dts/
A Dmt8135.dtsi226 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;
A Dmt2701.dtsi259 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;
A Dmt7623.dtsi381 <&pericfg CLK_PERI_UART0>;
/linux-6.3-rc2/arch/arm64/boot/dts/mediatek/
A Dmt6795.dtsi367 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;
A Dmt8173.dtsi672 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;

Completed in 38 milliseconds