Searched refs:CLK_PERI_UART0 (Results 1 – 15 of 15) sorted by relevance
/linux-6.3-rc2/include/dt-bindings/clock/ |
A D | mt8135-clk.h | 148 #define CLK_PERI_UART0 10 macro
|
A D | mediatek,mt6795-clk.h | 194 #define CLK_PERI_UART0 19 macro
|
A D | mt8173-clk.h | 213 #define CLK_PERI_UART0 20 macro
|
A D | mt2712-clk.h | 255 #define CLK_PERI_UART0 16 macro
|
A D | mt2701-clk.h | 241 #define CLK_PERI_UART0 20 macro
|
/linux-6.3-rc2/drivers/clk/mediatek/ |
A D | clk-mt8173-pericfg.c | 70 GATE_PERI0(CLK_PERI_UART0, "peri_uart0", "axi_sel", 19),
|
A D | clk-mt6795-pericfg.c | 59 GATE_PERI(CLK_PERI_UART0, "peri_uart0", "axi_sel", 19),
|
A D | clk-mt8135.c | 470 GATE_PERI0(CLK_PERI_UART0, "uart0_ck", "axi_sel", 22),
|
A D | clk-mt2701.c | 857 GATE_PERI0(CLK_PERI_UART0, "uart0_ck", "axi_sel", 19),
|
A D | clk-mt2712.c | 1099 GATE_PERI0(CLK_PERI_UART0, "per_uart0",
|
/linux-6.3-rc2/arch/arm/boot/dts/ |
A D | mt8135.dtsi | 226 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;
|
A D | mt2701.dtsi | 259 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;
|
A D | mt7623.dtsi | 381 <&pericfg CLK_PERI_UART0>;
|
/linux-6.3-rc2/arch/arm64/boot/dts/mediatek/ |
A D | mt6795.dtsi | 367 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;
|
A D | mt8173.dtsi | 672 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;
|
Completed in 38 milliseconds