| /linux-6.3-rc2/sound/soc/mediatek/mt8192/ |
| A D | mt8192-afe-clk.c | 35 [CLK_TOP_APLL1_D4] = "top_apll1_d4",
109 afe_priv->clk[CLK_TOP_APLL1_D4]); in apll1_mux_setting()
113 aud_clks[CLK_TOP_APLL1_D4], ret); in apll1_mux_setting()
|
| A D | mt8192-afe-clk.h | 192 CLK_TOP_APLL1_D4, enumerator
|
| /linux-6.3-rc2/include/dt-bindings/clock/ |
| A D | mt8516-clk.h | 67 #define CLK_TOP_APLL1_D4 35 macro
|
| A D | mt6765-clk.h | 78 #define CLK_TOP_APLL1_D4 43 macro
|
| A D | mediatek,mt8365-clk.h | 56 #define CLK_TOP_APLL1_D4 46 macro
|
| A D | mt2712-clk.h | 76 #define CLK_TOP_APLL1_D4 45 macro
|
| A D | mt6779-clk.h | 85 #define CLK_TOP_APLL1_D4 75 macro
|
| A D | mt8183-clk.h | 110 #define CLK_TOP_APLL1_D4 74 macro
|
| A D | mt8186-clk.h | 119 #define CLK_TOP_APLL1_D4 100 macro
|
| A D | mt8192-clk.h | 115 #define CLK_TOP_APLL1_D4 103 macro
|
| A D | mt8195-clk.h | 176 #define CLK_TOP_APLL1_D4 164 macro
|
| /linux-6.3-rc2/drivers/clk/mediatek/ |
| A D | clk-mt8186-topckgen.c | 54 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
|
| A D | clk-mt8516.c | 61 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "rg_apll1_d2_en", 1, 2),
|
| A D | clk-mt8195-topckgen.c | 78 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
|
| A D | clk-mt8167.c | 69 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "rg_apll1_d2_en", 1, 2),
|
| A D | clk-mt6779.c | 73 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
|
| A D | clk-mt2712.c | 137 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1_ck", 1,
|
| A D | clk-mt6765.c | 128 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1_ck", 1, 4),
|
| A D | clk-mt8183.c | 73 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
|
| A D | clk-mt8192.c | 64 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
|
| A D | clk-mt8365.c | 78 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1_ck", 1, 4),
|
| /linux-6.3-rc2/arch/arm64/boot/dts/mediatek/ |
| A D | mt8192.dtsi | 879 <&topckgen CLK_TOP_APLL1_D4>,
|