Home
last modified time | relevance | path

Searched refs:CLK_TOP_ATB_SEL (Results 1 – 14 of 14) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Dmt7629-clk.h103 #define CLK_TOP_ATB_SEL 93 macro
A Dmt7622-clk.h88 #define CLK_TOP_ATB_SEL 76 macro
A Dmt6765-clk.h136 #define CLK_TOP_ATB_SEL 101 macro
A Dmt8173-clk.h114 #define CLK_TOP_ATB_SEL 104 macro
A Dmediatek,mt8365-clk.h76 #define CLK_TOP_ATB_SEL 66 macro
A Dmt2712-clk.h151 #define CLK_TOP_ATB_SEL 120 macro
A Dmt8192-clk.h42 #define CLK_TOP_ATB_SEL 30 macro
/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mt8173-topckgen.c569 MUX_GATE(CLK_TOP_ATB_SEL, "atb_sel", atb_parents, 0x0090, 16, 2, 23),
A Dclk-mt7629.c533 MUX_GATE(CLK_TOP_ATB_SEL, "atb_sel", atb_parents,
A Dclk-mt7622.c566 MUX_GATE(CLK_TOP_ATB_SEL, "atb_sel", atb_parents,
A Dclk-mt2712.c786 MUX_GATE(CLK_TOP_ATB_SEL, "atb_sel",
A Dclk-mt6765.c384 MUX_GATE_CLR_SET_UPD(CLK_TOP_ATB_SEL, "atb_sel", atb_parents, CLK_CFG_1,
A Dclk-mt8192.c621 MUX_GATE_CLR_SET_UPD(CLK_TOP_ATB_SEL, "atb_sel",
A Dclk-mt8365.c430 MUX_GATE_CLR_SET_UPD(CLK_TOP_ATB_SEL, "atb_sel", atb_parents, 0x050,

Completed in 28 milliseconds