Searched refs:CLK_TOP_AUD_ENGEN1_SEL (Results 1 – 10 of 10) sorted by relevance
/linux-6.3-rc2/include/dt-bindings/clock/ |
A D | mt8516-clk.h | 178 #define CLK_TOP_AUD_ENGEN1_SEL 146 macro
|
A D | mt6765-clk.h | 149 #define CLK_TOP_AUD_ENGEN1_SEL 114 macro
|
A D | mediatek,mt8365-clk.h | 90 #define CLK_TOP_AUD_ENGEN1_SEL 80 macro
|
A D | mt8192-clk.h | 55 #define CLK_TOP_AUD_ENGEN1_SEL 43 macro
|
/linux-6.3-rc2/drivers/clk/mediatek/ |
A D | clk-mt8516.c | 398 MUX(CLK_TOP_AUD_ENGEN1_SEL, "aud_engen1_sel", aud_engen1_parents,
|
A D | clk-mt8167.c | 588 MUX(CLK_TOP_AUD_ENGEN1_SEL, "aud_engen1_sel", aud_engen1_parents,
|
A D | clk-mt6765.c | 426 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_ENGEN1_SEL, "aud_engen1_sel",
|
A D | clk-mt8192.c | 651 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_ENGEN1_SEL, "aud_engen1_sel",
|
A D | clk-mt8365.c | 469 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_ENGEN1_SEL, "aud_engen1_sel",
|
/linux-6.3-rc2/arch/arm64/boot/dts/mediatek/ |
A D | mt8192.dtsi | 878 <&topckgen CLK_TOP_AUD_ENGEN1_SEL>,
|
Completed in 21 milliseconds