Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUD_SPDIF_SEL (Results 1 – 2 of 2) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Dmediatek,mt8365-clk.h92 #define CLK_TOP_AUD_SPDIF_SEL 82 macro
/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mt8365.c476 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_SPDIF_SEL, "aud_spdif_sel",

Completed in 7 milliseconds