Home
last modified time | relevance | path

Searched refs:CLK_TOP_DSP_SEL (Results 1 – 2 of 2) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Dmediatek,mt8365-clk.h105 #define CLK_TOP_DSP_SEL 95 macro
/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mt8365.c513 MUX_GATE_CLR_SET_UPD(CLK_TOP_DSP_SEL, "dsp_sel", dsp_parents, 0x0c0,

Completed in 5 milliseconds