Searched refs:CLK_TOP_LVDSPLL_D4 (Results 1 – 10 of 10) sorted by relevance
/linux-6.3-rc2/include/dt-bindings/clock/ |
A D | mt8167-clk.h | 30 #define CLK_TOP_LVDSPLL_D4 (CLK_TOP_NR_CLK + 6) macro
|
A D | mt8135-clk.h | 63 #define CLK_TOP_LVDSPLL_D4 52 macro
|
A D | mt8173-clk.h | 43 #define CLK_TOP_LVDSPLL_D4 33 macro
|
A D | mediatek,mt8365-clk.h | 46 #define CLK_TOP_LVDSPLL_D4 36 macro
|
A D | mt2712-clk.h | 86 #define CLK_TOP_LVDSPLL_D4 55 macro
|
/linux-6.3-rc2/drivers/clk/mediatek/ |
A D | clk-mt8173-topckgen.c | 471 FACTOR(CLK_TOP_LVDSPLL_D4, "lvdspll_d4", "lvdspll", 1, 4),
|
A D | clk-mt8135.c | 86 FACTOR(CLK_TOP_LVDSPLL_D4, "lvdspll_d4", "lvdspll", 1, 4),
|
A D | clk-mt8167.c | 64 FACTOR(CLK_TOP_LVDSPLL_D4, "lvdspll_d4", "lvdspll", 1, 4),
|
A D | clk-mt2712.c | 157 FACTOR(CLK_TOP_LVDSPLL_D4, "lvdspll_d4", "lvdspll_ck", 1,
|
A D | clk-mt8365.c | 66 FACTOR(CLK_TOP_LVDSPLL_D4, "lvdspll_d4", "lvdspll", 1, 4),
|
Completed in 19 milliseconds