Searched refs:CLK_TOP_MSDC30_0_SEL (Results 1 – 11 of 11) sorted by relevance
| /linux-6.3-rc2/include/dt-bindings/clock/ |
| A D | mt8135-clk.h | 97 #define CLK_TOP_MSDC30_0_SEL 86 macro
|
| A D | mt7629-clk.h | 95 #define CLK_TOP_MSDC30_0_SEL 85 macro
|
| A D | mt7622-clk.h | 80 #define CLK_TOP_MSDC30_0_SEL 68 macro
|
| A D | mt2701-clk.h | 95 #define CLK_TOP_MSDC30_0_SEL 84 macro
|
| /linux-6.3-rc2/drivers/clk/mediatek/ |
| A D | clk-mt8135.c | 387 MUX_GATE(CLK_TOP_MSDC30_0_SEL, "msdc30_0_sel", msdc30_parents, 0x0164, 8, 3, 15),
|
| A D | clk-mt7629.c | 515 MUX_GATE(CLK_TOP_MSDC30_0_SEL, "msdc30_0_sel", msdc30_0_parents,
|
| A D | clk-mt7622.c | 546 MUX_GATE(CLK_TOP_MSDC30_0_SEL, "msdc30_0_sel", msdc30_0_parents,
|
| A D | clk-mt2701.c | 513 MUX_GATE(CLK_TOP_MSDC30_0_SEL, "msdc30_0_sel", msdc30_parents,
|
| /linux-6.3-rc2/arch/arm64/boot/dts/mediatek/ |
| A D | mt7622-rfb1.dts | 198 assigned-clocks = <&topckgen CLK_TOP_MSDC30_0_SEL>;
|
| A D | mt7622-bananapi-bpi-r64.dts | 225 assigned-clocks = <&topckgen CLK_TOP_MSDC30_0_SEL>;
|
| /linux-6.3-rc2/arch/arm/boot/dts/ |
| A D | mt7623.dtsi | 721 <&topckgen CLK_TOP_MSDC30_0_SEL>;
|
Completed in 21 milliseconds