Searched refs:CLK_TOP_MSDC30_3_SEL (Results 1 – 10 of 10) sorted by relevance
| /linux-6.3-rc2/include/dt-bindings/clock/ |
| A D | mt8135-clk.h | 83 #define CLK_TOP_MSDC30_3_SEL 72 macro
|
| A D | mediatek,mt6795-clk.h | 107 #define CLK_TOP_MSDC30_3_SEL 96 macro
|
| A D | mt8173-clk.h | 109 #define CLK_TOP_MSDC30_3_SEL 99 macro
|
| A D | mt2712-clk.h | 146 #define CLK_TOP_MSDC30_3_SEL 115 macro
|
| A D | mt2701-clk.h | 126 #define CLK_TOP_MSDC30_3_SEL 115 macro
|
| /linux-6.3-rc2/drivers/clk/mediatek/ |
| A D | clk-mt6795-topckgen.c | 477 TOP_MUX_GATE(CLK_TOP_MSDC30_3_SEL, "msdc30_3_sel", msdc30_3_parents, 0x80, 8, 3, 15, 0),
|
| A D | clk-mt8173-topckgen.c | 559 MUX_GATE(CLK_TOP_MSDC30_3_SEL, "msdc30_3_sel", msdc30_3_parents,
|
| A D | clk-mt8135.c | 367 MUX_GATE(CLK_TOP_MSDC30_3_SEL, "msdc30_3_sel", msdc30_parents, 0x0148, 16, 3, 23),
|
| A D | clk-mt2701.c | 575 MUX_GATE(CLK_TOP_MSDC30_3_SEL, "msdc30_3_sel", msdc30_parents,
|
| A D | clk-mt2712.c | 775 MUX_GATE(CLK_TOP_MSDC30_3_SEL, "msdc30_3_sel",
|
Completed in 17 milliseconds