Searched refs:CLK_TOP_MSDC50_0 (Results 1 – 10 of 10) sorted by relevance
/linux-6.3-rc2/include/dt-bindings/clock/ |
A D | mt6765-clk.h | 95 #define CLK_TOP_MSDC50_0 60 macro
|
A D | mt6779-clk.h | 19 #define CLK_TOP_MSDC50_0 9 macro
|
A D | mt8186-clk.h | 32 #define CLK_TOP_MSDC50_0 13 macro
|
A D | mt8195-clk.h | 42 #define CLK_TOP_MSDC50_0 30 macro
|
/linux-6.3-rc2/drivers/clk/mediatek/ |
A D | clk-mt8186-topckgen.c | 536 MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0, "top_msdc50_0",
|
A D | clk-mt8195-topckgen.c | 931 MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0, "top_msdc50_0",
|
A D | clk-mt6779.c | 693 MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0, "msdc50_0_sel",
|
A D | clk-mt6765.c | 143 FACTOR(CLK_TOP_MSDC50_0, "msdc50_0_ck", "msdc50_0_sel", 1, 1),
|
/linux-6.3-rc2/arch/arm64/boot/dts/mediatek/ |
A D | mt8186.dtsi | 989 clocks = <&topckgen CLK_TOP_MSDC50_0>, 995 assigned-clocks = <&topckgen CLK_TOP_MSDC50_0>;
|
A D | mt8195.dtsi | 1236 clocks = <&topckgen CLK_TOP_MSDC50_0>,
|
Completed in 23 milliseconds