Home
last modified time | relevance | path

Searched refs:CLK_TOP_MSDC50_0 (Results 1 – 10 of 10) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Dmt6765-clk.h95 #define CLK_TOP_MSDC50_0 60 macro
A Dmt6779-clk.h19 #define CLK_TOP_MSDC50_0 9 macro
A Dmt8186-clk.h32 #define CLK_TOP_MSDC50_0 13 macro
A Dmt8195-clk.h42 #define CLK_TOP_MSDC50_0 30 macro
/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mt8186-topckgen.c536 MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0, "top_msdc50_0",
A Dclk-mt8195-topckgen.c931 MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0, "top_msdc50_0",
A Dclk-mt6779.c693 MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0, "msdc50_0_sel",
A Dclk-mt6765.c143 FACTOR(CLK_TOP_MSDC50_0, "msdc50_0_ck", "msdc50_0_sel", 1, 1),
/linux-6.3-rc2/arch/arm64/boot/dts/mediatek/
A Dmt8186.dtsi989 clocks = <&topckgen CLK_TOP_MSDC50_0>,
995 assigned-clocks = <&topckgen CLK_TOP_MSDC50_0>;
A Dmt8195.dtsi1236 clocks = <&topckgen CLK_TOP_MSDC50_0>,

Completed in 23 milliseconds