Home
last modified time | relevance | path

Searched refs:CLK_TOP_MSDC50_0_HC_SEL (Results 1 – 2 of 2) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Dmediatek,mt8365-clk.h81 #define CLK_TOP_MSDC50_0_HC_SEL 71 macro
/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mt8365.c441 MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0_HC_SEL, "msdc50_0_hc_sel",

Completed in 6 milliseconds