Home
last modified time | relevance | path

Searched refs:CLK_TOP_NFI1X_SEL (Results 1 – 4 of 4) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Dmt7986-clk.h49 #define CLK_TOP_NFI1X_SEL 26 macro
A Dmediatek,mt7981-clk.h89 #define CLK_TOP_NFI1X_SEL 76 macro
/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mt7986-topckgen.c177 MUX_GATE_CLR_SET_UPD(CLK_TOP_NFI1X_SEL, "nfi1x_sel", nfi1x_parents,
A Dclk-mt7981-topckgen.c294 MUX_GATE_CLR_SET_UPD(CLK_TOP_NFI1X_SEL, "nfi1x_sel", nfi1x_parents,

Completed in 6 milliseconds