Home
last modified time | relevance | path

Searched refs:CLK_TOP_P0_1MHZ (Results 1 – 4 of 4) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Dmt7629-clk.h23 #define CLK_TOP_P0_1MHZ 13 macro
A Dmt7622-clk.h25 #define CLK_TOP_P0_1MHZ 13 macro
/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mt7629.c392 FACTOR(CLK_TOP_P0_1MHZ, "p0_1mhz", "eth1pll", 1, 500),
A Dclk-mt7622.c392 FACTOR(CLK_TOP_P0_1MHZ, "p0_1mhz", "eth1pll", 1, 500),

Completed in 10 milliseconds