Home
last modified time | relevance | path

Searched refs:CLOCK_EXT (Results 1 – 10 of 10) sorted by relevance

/linux-6.3-rc2/include/uapi/linux/hdlc/
A Dioctl.h9 #define CLOCK_EXT 1 /* External TX and RX clock - DTE */ macro
/linux-6.3-rc2/drivers/net/wan/
A Dc101.c256 if (new_line.clock_type != CLOCK_EXT && in c101_ioctl()
369 card->settings.clock_type = CLOCK_EXT; in c101_run()
A Dpci200syn.c208 if (new_line.clock_type != CLOCK_EXT && in pci200_ioctl()
382 port->settings.clock_type = CLOCK_EXT; in pci200_pci_init_one()
A Dpc300too.c231 if (new_line.clock_type != CLOCK_EXT && in pc300_ioctl()
443 port->settings.clock_type = CLOCK_EXT; in pc300_pci_init_one()
A Dn2.c267 if (new_line.clock_type != CLOCK_EXT && in n2_ioctl()
456 port->settings.clock_type = CLOCK_EXT; in n2_run()
A Dixp4xx_hss.c1296 case CLOCK_EXT: in hss_hdlc_set_clock()
1298 return CLOCK_EXT; in hss_hdlc_set_clock()
1341 if (clk != CLOCK_EXT && clk != CLOCK_INT) in hss_hdlc_ioctl()
1502 port->clock_type = CLOCK_EXT; in ixp4xx_hss_probe()
A Dwanxl.c378 if (line.clock_type != CLOCK_EXT && in wanxl_ioctl()
785 get_status(port)->clocking = CLOCK_EXT; in wanxl_pci_init_one()
A Dfarsync.c1842 case CLOCK_EXT: in fst_set_iface()
1900 INTCLK ? CLOCK_INT : CLOCK_EXT; in fst_get_iface()
/linux-6.3-rc2/drivers/char/pcmcia/
A Dsynclink_cs.c4090 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN): new_line.clock_type = CLOCK_EXT; break; in hdlcdev_wan_ioctl()
4113 case CLOCK_EXT: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN; break; in hdlcdev_wan_ioctl()
/linux-6.3-rc2/drivers/tty/
A Dsynclink_gt.c1553 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN): new_line.clock_type = CLOCK_EXT; break; in hdlcdev_ioctl()
1576 case CLOCK_EXT: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN; break; in hdlcdev_ioctl()

Completed in 34 milliseconds