Home
last modified time | relevance | path

Searched refs:CPLL_CFG0_PLL_DIV_RATIO_SHIFT (Results 1 – 2 of 2) sorted by relevance

/linux-6.3-rc2/arch/mips/include/asm/mach-ralink/
A Dmt7620.h62 #define CPLL_CFG0_PLL_DIV_RATIO_SHIFT 10 macro
/linux-6.3-rc2/arch/mips/ralink/
A Dmt7620.c112 div = (reg >> CPLL_CFG0_PLL_DIV_RATIO_SHIFT) & in mt7620_get_cpu_pll_rate()

Completed in 3 milliseconds