Home
last modified time | relevance | path

Searched refs:DFH (Results 1 – 3 of 3) sorted by relevance

/linux-6.3-rc2/drivers/fpga/
A Ddfl.h63 #define DFH 0x0 macro
122 #define FME_HDR_DFH DFH
163 #define PORT_HDR_DFH DFH
453 u64 v = readq(base + DFH); in dfl_feature_is_fme()
461 u64 v = readq(base + DFH); in dfl_feature_is_port()
469 return (u8)FIELD_GET(DFH_REVISION, readq(base + DFH)); in dfl_feature_revision()
A Ddfl.c1294 v = readq(binfo->ioaddr + DFH); in parse_feature_fiu()
1344 v = readq(binfo->ioaddr + ofst + DFH); in parse_feature()
1385 v = readq(binfo->ioaddr + start - binfo->start + DFH); in parse_feature_list()
/linux-6.3-rc2/Documentation/fpga/
A Ddfl.rst94 * Type - The type of DFH (e.g. FME, AFU, or private feature).
95 * DFH VER - The version of the DFH.
97 * EOL - Set if the DFH is the end of the Device Feature List (DFL).
98 * Next - The offset in bytes of the next DFH in the DFL from the DFH start,
99 and the start of a DFH must be aligned to an 8 byte boundary.
153 * Type - The type of DFH (e.g. FME, AFU, or private feature).
154 * DFH VER - The version of the DFH.
156 * EOL - Set if the DFH is the end of the Device Feature List (DFL).
157 * Next - The offset in bytes of the next DFH in the DFL from the DFH start,
158 and the start of a DFH must be aligned to an 8 byte boundary.
[all …]

Completed in 10 milliseconds