Home
last modified time | relevance | path

Searched refs:DISP_CC_MDSS_BYTE0_CLK_SRC (Results 1 – 25 of 45) sorted by relevance

12

/linux-6.3-rc2/include/dt-bindings/clock/
A Dqcom,dispcc-qcm2290.h14 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
A Dqcom,sm6115-dispcc.h15 #define DISP_CC_MDSS_BYTE0_CLK_SRC 5 macro
A Dqcom,sm6375-dispcc.h15 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
A Dqcom,dispcc-sm6125.h13 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
A Dqcom,dispcc-sc7180.h14 #define DISP_CC_MDSS_BYTE0_CLK_SRC 5 macro
A Dqcom,dispcc-sm6350.h15 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
A Dqcom,dispcc-sdm845.h13 #define DISP_CC_MDSS_BYTE0_CLK_SRC 3 macro
A Dqcom,dispcc-sc7280.h14 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
A Dqcom,dispcc-sm8150.h13 #define DISP_CC_MDSS_BYTE0_CLK_SRC 3 macro
A Dqcom,dispcc-sm8250.h13 #define DISP_CC_MDSS_BYTE0_CLK_SRC 3 macro
A Dqcom,dispcc-sm8350.h13 #define DISP_CC_MDSS_BYTE0_CLK_SRC 3 macro
A Dqcom,dispcc-sc8280xp.h18 #define DISP_CC_MDSS_BYTE0_CLK_SRC 8 macro
A Dqcom,sm8450-dispcc.h14 #define DISP_CC_MDSS_BYTE0_CLK_SRC 4 macro
A Dqcom,sm8550-dispcc.h15 #define DISP_CC_MDSS_BYTE0_CLK_SRC 5 macro
/linux-6.3-rc2/Documentation/devicetree/bindings/display/msm/
A Dqcom,sm6115-mdss.yaml136 … assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
A Dqcom,qcm2290-mdss.yaml152 … assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
A Dqcom,sm8350-mdss.yaml194 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
A Dqcom,sdm845-mdss.yaml160 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
A Dqcom,sm8150-mdss.yaml192 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
A Dqcom,sm8250-mdss.yaml194 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
A Dqcom,sm8450-mdss.yaml200 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
A Dqcom,sc7180-mdss.yaml169 … assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
/linux-6.3-rc2/drivers/clk/qcom/
A Ddispcc-qcm2290.c465 [DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp_cc_mdss_byte0_clk_src.clkr,
A Ddispcc-sm6375.c521 [DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp_cc_mdss_byte0_clk_src.clkr,
A Ddispcc-sm6115.c534 [DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp_cc_mdss_byte0_clk_src.clkr,

Completed in 28 milliseconds

12