Searched refs:DISP_CC_MDSS_ESC0_CLK (Results 1 – 25 of 46) sorted by relevance
12
| /linux-6.3-rc2/include/dt-bindings/clock/ |
| A D | qcom,dispcc-qcm2290.h | 17 #define DISP_CC_MDSS_ESC0_CLK 7 macro
|
| A D | qcom,sm6115-dispcc.h | 18 #define DISP_CC_MDSS_ESC0_CLK 8 macro
|
| A D | qcom,sm6375-dispcc.h | 18 #define DISP_CC_MDSS_ESC0_CLK 7 macro
|
| A D | qcom,dispcc-sm6125.h | 24 #define DISP_CC_MDSS_ESC0_CLK 15 macro
|
| A D | qcom,dispcc-sc7180.h | 27 #define DISP_CC_MDSS_ESC0_CLK 18 macro
|
| A D | qcom,dispcc-sm6350.h | 28 #define DISP_CC_MDSS_ESC0_CLK 17 macro
|
| A D | qcom,dispcc-sdm845.h | 18 #define DISP_CC_MDSS_ESC0_CLK 8 macro
|
| A D | qcom,dispcc-sc7280.h | 35 #define DISP_CC_MDSS_ESC0_CLK 25 macro
|
| A D | qcom,dispcc-sm8150.h | 38 #define DISP_CC_MDSS_ESC0_CLK 28 macro
|
| A D | qcom,dispcc-sm8250.h | 38 #define DISP_CC_MDSS_ESC0_CLK 28 macro
|
| A D | qcom,dispcc-sm8350.h | 38 #define DISP_CC_MDSS_ESC0_CLK 28 macro
|
| A D | qcom,dispcc-sc8280xp.h | 65 #define DISP_CC_MDSS_ESC0_CLK 55 macro
|
| A D | qcom,sm8450-dispcc.h | 65 #define DISP_CC_MDSS_ESC0_CLK 55 macro
|
| A D | qcom,sm8550-dispcc.h | 66 #define DISP_CC_MDSS_ESC0_CLK 56 macro
|
| /linux-6.3-rc2/Documentation/devicetree/bindings/display/msm/ |
| A D | qcom,sm6115-mdss.yaml | 127 <&dispcc DISP_CC_MDSS_ESC0_CLK>,
|
| A D | qcom,qcm2290-mdss.yaml | 143 <&dispcc DISP_CC_MDSS_ESC0_CLK>,
|
| A D | qcom,sm8350-mdss.yaml | 184 <&dispcc DISP_CC_MDSS_ESC0_CLK>,
|
| A D | qcom,sdm845-mdss.yaml | 151 <&dispcc DISP_CC_MDSS_ESC0_CLK>,
|
| A D | qcom,sm8150-mdss.yaml | 182 <&dispcc DISP_CC_MDSS_ESC0_CLK>,
|
| A D | qcom,sm8250-mdss.yaml | 184 <&dispcc DISP_CC_MDSS_ESC0_CLK>,
|
| A D | qcom,sm8450-mdss.yaml | 190 <&dispcc DISP_CC_MDSS_ESC0_CLK>,
|
| A D | qcom,sc7180-mdss.yaml | 159 <&dispcc DISP_CC_MDSS_ESC0_CLK>,
|
| /linux-6.3-rc2/drivers/clk/qcom/ |
| A D | dispcc-qcm2290.c | 468 [DISP_CC_MDSS_ESC0_CLK] = &disp_cc_mdss_esc0_clk.clkr,
|
| A D | dispcc-sm6375.c | 524 [DISP_CC_MDSS_ESC0_CLK] = &disp_cc_mdss_esc0_clk.clkr,
|
| A D | dispcc-sm6115.c | 537 [DISP_CC_MDSS_ESC0_CLK] = &disp_cc_mdss_esc0_clk.clkr,
|
Completed in 15 milliseconds
12