Home
last modified time | relevance | path

Searched refs:DMA_CHAN_RX_CONTROL (Results 1 – 3 of 3) sorted by relevance

/linux-6.3-rc2/drivers/net/ethernet/stmicro/stmmac/
A Ddwmac4_lib.c60 u32 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_start_rx()
64 writel(value, ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_start_rx()
73 u32 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_stop_rx()
76 writel(value, ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_stop_rx()
A Ddwmac4_dma.c78 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_init_rx_chan()
80 writel(value, ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_init_rx_chan()
186 reg_space[DMA_CHAN_RX_CONTROL(channel) / 4] = in _dwmac4_dump_dma_regs()
187 readl(ioaddr + DMA_CHAN_RX_CONTROL(channel)); in _dwmac4_dump_dma_regs()
477 u32 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_set_bfsize()
482 writel(value, ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_set_bfsize()
A Ddwmac4_dma.h104 #define DMA_CHAN_RX_CONTROL(x) (DMA_CHANX_BASE_ADDR(x) + 0x8) macro

Completed in 6 milliseconds