Searched refs:DMA_INTR_ENA (Results 1 – 4 of 4) sorted by relevance
37 u32 value = readl(ioaddr + DMA_INTR_ENA); in dwmac_enable_dma_irq()44 writel(value, ioaddr + DMA_INTR_ENA); in dwmac_enable_dma_irq()49 u32 value = readl(ioaddr + DMA_INTR_ENA); in dwmac_disable_dma_irq()56 writel(value, ioaddr + DMA_INTR_ENA); in dwmac_disable_dma_irq()209 u32 value = readl(ioaddr + DMA_INTR_ENA); in dwmac_dma_interrupt()
29 writel(DMA_INTR_DEFAULT_MASK, ioaddr + DMA_INTR_ENA); in dwmac100_dma_init()
22 #define DMA_INTR_ENA 0x0000101c /* Interrupt Enable */ macro
110 writel(DMA_INTR_DEFAULT_MASK, ioaddr + DMA_INTR_ENA); in dwmac1000_dma_init()
Completed in 5 milliseconds