Searched refs:DP_CONFIG (Results 1 – 8 of 8) sorted by relevance
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_link_encoder.h | 54 SRI(DP_CONFIG, DP, id), \
88 SRI(DP_CONFIG, DP, id), \
163 uint32_t DP_CONFIG; member
|
| A D | dce_link_encoder.c | 603 REG_SET(DP_CONFIG, 0, in configure_encoder()
617 REG_SET(DP_CONFIG, 0, in dce60_configure_encoder()
|
| /linux-6.3-rc2/drivers/mtd/nand/ |
| A D | ecc-mxic.c | 27 #define DP_CONFIG 0x00 macro
178 reg = readl(mxic->regs + DP_CONFIG); in mxic_ecc_disable_engine()
180 writel(reg, mxic->regs + DP_CONFIG); in mxic_ecc_disable_engine()
187 reg = readl(mxic->regs + DP_CONFIG); in mxic_ecc_enable_engine()
189 writel(reg, mxic->regs + DP_CONFIG); in mxic_ecc_enable_engine()
298 writel(ECC_TYP(idx), mxic->regs + DP_CONFIG); in mxic_ecc_init_ctx()
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn301/ |
| A D | dcn301_dio_link_encoder.h | 37 SRI(DP_CONFIG, DP, id), \
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn30/ |
| A D | dcn30_dio_link_encoder.h | 36 SRI(DP_CONFIG, DP, id), \
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn10/ |
| A D | dcn10_link_encoder.h | 47 SRI(DP_CONFIG, DP, id), \
88 uint32_t DP_CONFIG; member
|
| A D | dcn10_link_encoder.c | 491 REG_SET(DP_CONFIG, 0, in enc1_configure_encoder()
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn32/ |
| A D | dcn32_resource.h | 305 SRI_ARR(TMDS_DCBALANCER_CONTROL, DIG, id), SRI_ARR(DP_CONFIG, DP, id), \
|
Completed in 16 milliseconds