Home
last modified time | relevance | path

Searched refs:DispClocks (Results 1 – 13 of 13) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
A Ddcn314_smu.h51 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member
A Ddcn314_clk_mgr.c593 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled); in dcn314_clk_mgr_helper_populate_bw_params()
655 …bw_params->clk_table.entries[i].dispclk_mhz = find_max_clk_value(clock_table->DispClocks, NUM_DISP… in dcn314_clk_mgr_helper_populate_bw_params()
820 i, smu_dpm_clks.dpm_clks->DispClocks[i]); in dcn314_clk_mgr_construct()
/linux-6.3-rc2/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
A Dsmu13_driver_if_v13_0_5.h113 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member
A Dsmu13_driver_if_yellow_carp.h123 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member
A Dsmu11_driver_if_vangogh.h129 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member
A Dsmu13_driver_if_v13_0_4.h124 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
A Ddcn315_smu.h71 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member
A Ddcn315_clk_mgr.c512 bw_params->clk_table.entries[i].dispclk_mhz = clock_table->DispClocks[i]; in dcn315_clk_mgr_helper_populate_bw_params()
693 i, smu_dpm_clks.dpm_clks->DispClocks[i]); in dcn315_clk_mgr_construct()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
A Ddcn301_smu.h100 uint32_t DispClocks[VG_NUM_DISPCLK_DPM_LEVELS]; member
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
A Ddcn316_smu.h79 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member
A Ddcn316_clk_mgr.c522 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled); in dcn316_clk_mgr_helper_populate_bw_params()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
A Ddcn31_smu.h132 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member
A Ddcn31_clk_mgr.c586 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled); in dcn31_clk_mgr_helper_populate_bw_params()
774 i, smu_dpm_clks.dpm_clks->DispClocks[i]); in dcn31_clk_mgr_construct()

Completed in 19 milliseconds