Home
last modified time | relevance | path

Searched refs:GCC_PCIE_PHY_BCR (Results 1 – 24 of 24) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Dqcom,gcc-sdx55.h100 #define GCC_PCIE_PHY_BCR 4 macro
A Dqcom,gcc-sdx65.h104 #define GCC_PCIE_PHY_BCR 11 macro
A Dqcom,sm8550-gcc.h197 #define GCC_PCIE_PHY_BCR 13 macro
A Dqcom,gcc-sm8450.h213 #define GCC_PCIE_PHY_BCR 14 macro
A Dqcom,gcc-sdm845.h208 #define GCC_PCIE_PHY_BCR 3 macro
A Dqcom,gcc-sm8150.h221 #define GCC_PCIE_PHY_BCR 8 macro
A Dqcom,gcc-sm8250.h231 #define GCC_PCIE_PHY_BCR 19 macro
A Dqcom,gcc-msm8998.h276 #define GCC_PCIE_PHY_BCR 78 macro
A Dqcom,gcc-sc8180x.h262 #define GCC_PCIE_PHY_BCR 12 macro
A Dqcom,gcc-msm8996.h325 #define GCC_PCIE_PHY_BCR 85 macro
/linux-6.3-rc2/Documentation/devicetree/bindings/phy/
A Dqcom,msm8996-qmp-pcie-phy.yaml140 resets = <&gcc GCC_PCIE_PHY_BCR>,
/linux-6.3-rc2/arch/arm/boot/dts/
A Dqcom-sdx55.dtsi319 resets = <&gcc GCC_PCIE_PHY_BCR>;
/linux-6.3-rc2/drivers/clk/qcom/
A Dgcc-sdx55.c1567 [GCC_PCIE_PHY_BCR] = { 0x39000 },
A Dgcc-sdx65.c1527 [GCC_PCIE_PHY_BCR] = { 0x44000 },
A Dgcc-sm8550.c3250 [GCC_PCIE_PHY_BCR] = { 0x6f000 },
A Dgcc-msm8998.c3171 [GCC_PCIE_PHY_BCR] = { 0x6f000 },
A Dgcc-sm8450.c3145 [GCC_PCIE_PHY_BCR] = { 0x7f000 },
A Dgcc-sm8250.c3554 [GCC_PCIE_PHY_BCR] = { 0x6f000 },
A Dgcc-msm8996.c3789 [GCC_PCIE_PHY_BCR] = { 0x6f000 },
A Dgcc-sm8150.c3721 [GCC_PCIE_PHY_BCR] = { 0x6f000 },
A Dgcc-sdm845.c3877 [GCC_PCIE_PHY_BCR] = { 0x6f000 },
A Dgcc-sc8180x.c4502 [GCC_PCIE_PHY_BCR] = { 0x6f000 },
/linux-6.3-rc2/arch/arm64/boot/dts/qcom/
A Dmsm8998.dtsi962 resets = <&gcc GCC_PCIE_0_PHY_BCR>, <&gcc GCC_PCIE_PHY_BCR>;
A Dmsm8996.dtsi625 resets = <&gcc GCC_PCIE_PHY_BCR>,

Completed in 92 milliseconds