Home
last modified time | relevance | path

Searched refs:HCLK_HOST0 (Results 1 – 18 of 18) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Drk3228-cru.h140 #define HCLK_HOST0 471 macro
A Drv1108-cru.h158 #define HCLK_HOST0 339 macro
A Drk3328-cru.h195 #define HCLK_HOST0 334 macro
A Drk3368-cru.h158 #define HCLK_HOST0 450 macro
A Drk3399-cru.h296 #define HCLK_HOST0 456 macro
A Drockchip,rk3588-cru.h413 #define HCLK_HOST0 398 macro
/linux-6.3-rc2/arch/arm/boot/dts/
A Drv1108.dtsi512 clocks = <&cru HCLK_HOST0>, <&u2phy>;
522 clocks = <&cru HCLK_HOST0>, <&u2phy>;
A Drk322x.dtsi811 clocks = <&cru HCLK_HOST0>, <&u2phy0>;
821 clocks = <&cru HCLK_HOST0>, <&u2phy0>;
/linux-6.3-rc2/drivers/clk/rockchip/
A Dclk-rk3228.c563 GATE(HCLK_HOST0, "hclk_host0", "hclk_peri", 0, RK2928_CLKGATE_CON(11), 6, GFLAGS),
A Dclk-rk3328.c735 GATE(HCLK_HOST0, "hclk_host0", "hclk_peri", 0, RK3328_CLKGATE_CON(19), 6, GFLAGS),
A Dclk-rv1108.c739 GATE(HCLK_HOST0, "hclk_host0", "hclk_periph", 0, RV1108_CLKGATE_CON(15), 6, GFLAGS),
A Dclk-rk3368.c782 GATE(HCLK_HOST0, "hclk_host0", "hclk_peri", 0, RK3368_CLKGATE_CON(20), 3, GFLAGS),
A Dclk-rk3399.c861 GATE(HCLK_HOST0, "hclk_host0", "hclk_perihp", 0,
A Dclk-rk3588.c2365 GATE(HCLK_HOST0, "hclk_host0", "hclk_usb", 0,
/linux-6.3-rc2/arch/arm64/boot/dts/rockchip/
A Drk3328.dtsi981 clocks = <&cru HCLK_HOST0>, <&u2phy>;
991 clocks = <&cru HCLK_HOST0>, <&u2phy>;
A Drk3399.dtsi345 clocks = <&cru HCLK_HOST0>, <&cru HCLK_HOST0_ARB>,
356 clocks = <&cru HCLK_HOST0>, <&cru HCLK_HOST0_ARB>,
A Drk3368.dtsi499 clocks = <&cru HCLK_HOST0>;
A Drk3588s.dtsi768 <&cru HCLK_HOST0>,

Completed in 38 milliseconds