Searched refs:HDMI_ACR_CTS_32 (Results 1 – 14 of 14) sorted by relevance
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_stream_encoder.h | 182 SE_SF(HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\
260 SE_SF(DIG0_HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\
454 uint8_t HDMI_ACR_CTS_32; member
586 uint32_t HDMI_ACR_CTS_32; member
|
| A D | dce_stream_encoder.c | 1299 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in dce110_se_setup_hdmi_audio()
|
| /linux-6.3-rc2/drivers/gpu/drm/radeon/ |
| A D | evergreen_hdmi.c | 88 WREG32(HDMI_ACR_32_0 + offset, HDMI_ACR_CTS_32(acr->cts_32khz)); in evergreen_hdmi_update_acr()
|
| A D | rv770d.h | 788 # define HDMI_ACR_CTS_32(x) (((x) & 0xfffff) << 12) macro
|
| A D | evergreend.h | 642 # define HDMI_ACR_CTS_32(x) (((x) & 0xfffff) << 12) macro
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn10/ |
| A D | dcn10_stream_encoder.h | 250 SE_SF(DIG0_HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\
466 type HDMI_ACR_CTS_32;\
|
| A D | dcn10_stream_encoder.c | 1285 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in enc1_se_setup_hdmi_audio()
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn32/ |
| A D | dcn32_dio_stream_encoder.h | 141 SE_SF(DIG0_HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn314/ |
| A D | dcn314_dio_stream_encoder.h | 156 SE_SF(DIG0_HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn30/ |
| A D | dcn30_dio_stream_encoder.h | 156 SE_SF(DIG0_HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\
|
| A D | dcn30_dio_stream_encoder.c | 778 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in enc3_se_setup_hdmi_audio()
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/ |
| A D | dce_v6_0.c | 1426 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v6_0_audio_set_acr()
|
| A D | dce_v10_0.c | 1496 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v10_0_afmt_update_ACR()
|
| A D | dce_v11_0.c | 1538 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v11_0_afmt_update_ACR()
|
Completed in 57 milliseconds