Searched refs:I915_MAX_PIPES (Results 1 – 18 of 18) sorted by relevance
| /linux-6.3-rc2/drivers/gpu/drm/i915/display/ |
| A D | intel_bw.h | 26 struct intel_dbuf_bw dbuf_bw[I915_MAX_PIPES];
44 int min_cdclk[I915_MAX_PIPES];
45 unsigned int data_rate[I915_MAX_PIPES];
46 u8 num_active_planes[I915_MAX_PIPES];
|
| A D | skl_watermark.h | 57 struct skl_ddb_entry ddb[I915_MAX_PIPES];
58 unsigned int weight[I915_MAX_PIPES];
59 u8 slices[I915_MAX_PIPES];
|
| A D | intel_cdclk.h | 42 int min_cdclk[I915_MAX_PIPES];
44 u8 min_voltage_level[I915_MAX_PIPES];
|
| A D | intel_display_core.h | 105 struct intel_audio_state state[I915_MAX_PIPES];
455 u32 chv_dpll_md[I915_MAX_PIPES];
|
| A D | intel_display_limits.h | 23 I915_MAX_PIPES = _PIPE_EDP enumerator
|
| A D | intel_frontbuffer.c | 312 BUILD_BUG_ON(INTEL_FRONTBUFFER_BITS_PER_PIPE * I915_MAX_PIPES > in intel_frontbuffer_track()
314 BUILD_BUG_ON(INTEL_FRONTBUFFER_BITS_PER_PIPE * I915_MAX_PIPES > 32); in intel_frontbuffer_track()
|
| A D | intel_dvo.c | 409 u32 dpll[I915_MAX_PIPES]; in intel_dvo_init_dev()
|
| A D | intel_display.h | 227 for ((__p) = 0; (__p) < I915_MAX_PIPES; (__p)++) \
|
| A D | intel_display_types.h | 1698 struct intel_dp_mst_encoder *mst_encoders[I915_MAX_PIPES];
|
| A D | skl_watermark.c | 799 u8 dbuf_mask[I915_MAX_PIPES];
2931 struct skl_ddb_entry entries[I915_MAX_PIPES] = {}; in skl_dbuf_is_misconfigured()
2952 I915_MAX_PIPES, crtc->pipe)) in skl_dbuf_is_misconfigured()
|
| A D | intel_display.c | 7221 struct skl_ddb_entry entries[I915_MAX_PIPES] = {}; in skl_commit_modeset_enables()
7258 entries, I915_MAX_PIPES, pipe)) in skl_commit_modeset_enables()
7326 entries, I915_MAX_PIPES, pipe)); in skl_commit_modeset_enables()
7451 struct intel_power_domain_mask put_domains[I915_MAX_PIPES] = {}; in intel_atomic_commit_tail()
|
| /linux-6.3-rc2/drivers/gpu/drm/i915/ |
| A D | intel_device_info.h | 254 u8 num_sprites[I915_MAX_PIPES];
255 u8 num_scalers[I915_MAX_PIPES];
296 u32 cursor_offsets[I915_MAX_PIPES];
|
| A D | i915_irq.c | 1018 u32 iir, u32 pipe_stats[I915_MAX_PIPES]) in i9xx_pipestat_irq_ack() argument
1084 u16 iir, u32 pipe_stats[I915_MAX_PIPES]) in i8xx_pipestat_irq_handler() argument
1101 u32 iir, u32 pipe_stats[I915_MAX_PIPES]) in i915_pipestat_irq_handler() argument
1125 u32 iir, u32 pipe_stats[I915_MAX_PIPES]) in i965_pipestat_irq_handler() argument
1152 u32 pipe_stats[I915_MAX_PIPES]) in valleyview_pipestat_irq_handler() argument
1252 u32 pipe_stats[I915_MAX_PIPES] = {}; in valleyview_irq_handler()
1338 u32 pipe_stats[I915_MAX_PIPES] = {}; in cherryview_irq_handler()
3593 u32 pipe_stats[I915_MAX_PIPES] = {}; in i8xx_irq_handler()
3696 u32 pipe_stats[I915_MAX_PIPES] = {}; in i915_irq_handler()
3842 u32 pipe_stats[I915_MAX_PIPES] = {}; in i965_irq_handler()
|
| A D | i915_drv.h | 240 u32 de_irq_mask[I915_MAX_PIPES];
242 u32 pipestat_irq_mask[I915_MAX_PIPES];
|
| /linux-6.3-rc2/drivers/gpu/drm/i915/gvt/ |
| A D | fb_decoder.c | 187 for (i = 0; i < I915_MAX_PIPES; i++) in get_active_pipe()
211 if (pipe >= I915_MAX_PIPES) in intel_vgpu_decode_primary_plane()
342 if (pipe >= I915_MAX_PIPES) in intel_vgpu_decode_cursor_plane()
421 if (pipe >= I915_MAX_PIPES) in intel_vgpu_decode_sprite_plane()
|
| A D | fb_decoder.h | 163 struct intel_vgpu_pipe_format pipes[I915_MAX_PIPES];
|
| A D | gvt.h | 114 DECLARE_BITMAP(flip_done_event[I915_MAX_PIPES],
|
| A D | display.c | 79 pipe < PIPE_A || pipe >= I915_MAX_PIPES)) in pipe_is_enabled()
|
Completed in 64 milliseconds