Home
last modified time | relevance | path

Searched refs:IMX6QDL_CLK_PLL5_VIDEO_DIV (Results 1 – 9 of 9) sorted by relevance

/linux-6.3-rc2/arch/arm/boot/dts/
A Dimx6q-skov-reve-mi1010ait-1cp1.dts41 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>,
42 <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>;
A Dimx6q-logicpd.dts65 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>,
66 <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>,
A Dimx6q-bx50v3.dtsi403 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>,
404 <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>,
A Dimx6qdl-zii-rdu2.dtsi222 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>,
223 <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>;
A Dimx6dl-prtvt7.dts334 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>;
A Dimx6qdl-vicut1.dtsi217 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>;
A Dimx6dl-prtmvt.dts297 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>;
/linux-6.3-rc2/drivers/clk/imx/
A Dclk-imx6q.c151 case IMX6QDL_CLK_PLL5_VIDEO_DIV: in ldb_di_sel_by_clock_id()
604 …hws[IMX6QDL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post… in imx6q_clocks_init()
932 clk_set_parent(hws[IMX6QDL_CLK_IPU1_DI0_PRE_SEL]->clk, hws[IMX6QDL_CLK_PLL5_VIDEO_DIV]->clk); in imx6q_clocks_init()
933 clk_set_parent(hws[IMX6QDL_CLK_IPU1_DI1_PRE_SEL]->clk, hws[IMX6QDL_CLK_PLL5_VIDEO_DIV]->clk); in imx6q_clocks_init()
934 clk_set_parent(hws[IMX6QDL_CLK_IPU2_DI0_PRE_SEL]->clk, hws[IMX6QDL_CLK_PLL5_VIDEO_DIV]->clk); in imx6q_clocks_init()
935 clk_set_parent(hws[IMX6QDL_CLK_IPU2_DI1_PRE_SEL]->clk, hws[IMX6QDL_CLK_PLL5_VIDEO_DIV]->clk); in imx6q_clocks_init()
/linux-6.3-rc2/include/dt-bindings/clock/
A Dimx6qdl-clock.h205 #define IMX6QDL_CLK_PLL5_VIDEO_DIV 195 macro

Completed in 17 milliseconds