Home
last modified time | relevance | path

Searched refs:IMX8MM_AUDIO_PLL1_OUT (Results 1 – 13 of 13) sorted by relevance

/linux-6.3-rc2/arch/arm64/boot/dts/freescale/
A Dimx8mm-tqma8mqml-mba8mx.dts94 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
98 <&clk IMX8MM_CLK_DUMMY>, <&clk IMX8MM_AUDIO_PLL1_OUT>,
A Dimx8mm-emcon.dtsi531 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
540 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
547 <&clk IMX8MM_AUDIO_PLL1_OUT>, <&clk IMX8MM_AUDIO_PLL2_OUT>;
A Dimx8mm-evk.dtsi379 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
388 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
A Dimx8mm-prt8mm.dts123 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
A Dimx8mm-venice-gw72xx.dtsi186 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
A Dimx8mm-beacon-baseboard.dtsi259 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
A Dimx8mm-venice-gw73xx.dtsi206 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
A Dimx8mm-venice-gw7902.dts655 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
A Dimx8mm-verdin.dtsi699 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
A Dimx8mm.dtsi395 <&clk IMX8MM_AUDIO_PLL1_OUT>,
/linux-6.3-rc2/include/dt-bindings/clock/
A Dimx8mm-clock.h47 #define IMX8MM_AUDIO_PLL1_OUT 38 macro
/linux-6.3-rc2/Documentation/devicetree/bindings/sound/
A Dfsl,rpmsg.yaml136 <&clk IMX8MM_AUDIO_PLL1_OUT>,
/linux-6.3-rc2/drivers/clk/imx/
A Dclk-imx8mm.c359 hws[IMX8MM_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); in imx8mm_clocks_probe()

Completed in 15 milliseconds