Searched refs:INVALIDATE_ALL_L1_TLBS (Results 1 – 25 of 25) sorted by relevance
| /linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/ |
| A D | gfxhub_v1_0.c | 189 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gfxhub_v1_0_init_cache_regs()
|
| A D | gfxhub_v2_0.c | 228 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gfxhub_v2_0_init_cache_regs()
|
| A D | gfxhub_v3_0_3.c | 235 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gfxhub_v3_0_3_init_cache_regs()
|
| A D | gfxhub_v3_0.c | 230 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gfxhub_v3_0_init_cache_regs()
|
| A D | mmhub_v3_0_2.c | 248 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v3_0_2_init_cache_regs()
|
| A D | mmhub_v3_0_1.c | 249 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v3_0_1_init_cache_regs()
|
| A D | mmhub_v2_0.c | 299 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v2_0_init_cache_regs()
|
| A D | mmhub_v2_3.c | 223 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v2_3_init_cache_regs()
|
| A D | mmhub_v3_0.c | 256 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v3_0_init_cache_regs()
|
| A D | mmhub_v1_0.c | 175 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v1_0_init_cache_regs()
|
| A D | gfxhub_v2_1.c | 231 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gfxhub_v2_1_init_cache_regs()
|
| A D | gmc_v7_0.c | 636 tmp = REG_SET_FIELD(0, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gmc_v7_0_gart_enable()
|
| A D | mmhub_v1_7.c | 195 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v1_7_init_cache_regs()
|
| A D | gmc_v8_0.c | 860 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gmc_v8_0_gart_enable()
|
| A D | sid.h | 380 #define INVALIDATE_ALL_L1_TLBS (1 << 0) macro
|
| A D | mmhub_v9_4.c | 227 INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v9_4_init_cache_regs()
|
| /linux-6.3-rc2/drivers/gpu/drm/radeon/ |
| A D | rv770d.h | 648 #define INVALIDATE_ALL_L1_TLBS (1 << 0) macro
|
| A D | nid.h | 118 #define INVALIDATE_ALL_L1_TLBS (1 << 0) macro
|
| A D | sid.h | 379 #define INVALIDATE_ALL_L1_TLBS (1 << 0) macro
|
| A D | cikd.h | 497 #define INVALIDATE_ALL_L1_TLBS (1 << 0) macro
|
| A D | evergreend.h | 1156 #define INVALIDATE_ALL_L1_TLBS (1 << 0) macro
|
| A D | ni.c | 1287 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in cayman_pcie_gart_enable()
|
| A D | r600d.h | 593 #define INVALIDATE_ALL_L1_TLBS (1 << 0) macro
|
| A D | si.c | 4306 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in si_pcie_gart_enable()
|
| A D | cik.c | 5445 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in cik_pcie_gart_enable()
|
Completed in 118 milliseconds